Marvell Technology Logo

Marvell Technology

Staff Applications Engineer

Posted 5 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
111K-166K Annually
Mid level
In-Office
Santa Clara, CA, USA
111K-166K Annually
Mid level
Provide application support for high-speed Ethernet PHY/transceiver products from design to production: firmware and driver development, system bring-up, lab debugging, root cause analysis, customer support, cross-functional collaboration, technical training, and documentation.
The summary above was generated by AI

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

This is a key position that impacts customer production ramp up for the HSC retimer product line. The high speed Ethernet PHY products connect different switches, routers, servers together in an Enterprise or Data Center environment.
This position is specifically for resolving applications issues while supporting customer from design to production.
This role involves working directly with customers, lab testing to duplicate problems and working with the internal R&D team to continuously improve our product line.

What You Can Expect

In this role you will:

  • Provide technical support and development on the industry-leading connectivity solution with speeds up to 800Gbps and beyond

  • Design and development of firmware and SDKs for high-speed PHY transceivers

  • Assist in implementation and validation of drivers of high-speed transceivers , security protocols, clock synchronization protocols including PTP, SyncE

  • Conduct hands-on system bring-up and debugging on transceiver technology built on 5nm process node

  • Diagnose and resolve complex hardware and software issues through systematic replication and root cause analysis, delivering both remote and on-site customer support

  • Collaborate with cross-functional engineering teams in the execution of device-level and system-level testing initiatives

  • Develop a comprehensive understanding of high-speed application environments through lab testing and field trials

  • Review and provide technical input on hardware schematics

  • Collaborate with the sales organization to deliver technical expertise that supports the successful adoption of Marvell Ethernet PHY solutions at key customer accounts

  • Design and deliver technical training programs for internal and external stakeholders

  • Collaborate across silicon development, system validation, and product marketing organizations to inform the definition of next-generation products and solutions

  • Author and maintain high-quality technical collateral, including application notes, user guides, release notes, white papers, and related documentation

What We're Looking For

Bachelor’s degree in computer science, Electrical Engineering or related fields and 3+ years of related professional experience OR Master’s degree and/or PhD in Computer Science, Electrical Engineering, or related fields with 2+ years of experience.

  • Proficiency in C/C++, Python, and experience working with APIs

  • Demonstrated experience in a Systems, Validation, Embedded, or Applications Engineering capacity, preferably with high-speed semiconductor devices

  • Working knowledge of device driver development principles and methodologies

  • Strong analytical capabilities with a systematic approach to hardware and software debugging

  • Practical experience operating lab equipment, including high-speed oscilloscopes, spectrum analyzers, logic and protocol analyzers, and traffic generators

  • Familiarity with one or more of the following disciplines: high-speed PCB layout, signal integrity analysis, board assembly, or electronics manufacturing

  • Exceptional written and verbal communication skills, with demonstrated ability to convey technical information clearly and effectively in a multicultural, cross-functional environment

  • Strong customer orientation, attention to detail, and the capacity to manage multiple concurrent priorities independently

  • Ability to travel to customer sites as required, up to 10%

Desired

  • Knowledge of complex mixed-signal integrated circuits, SerDes architectures, or high-speed interface protocols and standards is preferred

Expected Base Pay Range (USD)

111,070 - 166,400, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-TM1
HQ

Marvell Technology Santa Clara, California, USA Office

5488 Marvell Ln, Santa Clara, CA, United States, 95054

Similar Jobs

46 Minutes Ago
In-Office
San Jose, CA, USA
91K-232K Annually
Expert/Leader
91K-232K Annually
Expert/Leader
Hardware • Semiconductor
Provide advanced pre- and post-sales FPGA/SoC consulting and support to tier1 customers: design/debug FPGA/SoC systems, develop reference designs, perform timing-closure and board-level reviews, train field engineers, and create customer-facing collateral.
Top Skills: AlteraCDdrEclipseEda ToolsEmbedded CortexFpgaHigh-Speed Serial InterfacesIarKeilLiberoLinuxMicrochipOscilloscopeQuartusRisc-VSerdesSignal AnalyzerSocVerilogVhdlVivadoXilinx
6 Days Ago
In-Office
Mountain View, CA, USA
192K-260K Annually
Senior level
192K-260K Annually
Senior level
Big Data • Machine Learning • Software • Analytics • Big Data Analytics
Lead architecture and build agentic LLM systems for People Tech (onboarding, comp analysis, HR service delivery). Define agent platform strategy, integrate HR systems as agent-accessible tools, set engineering standards, run architectural reviews, and mentor engineers while translating capabilities to business stakeholders.
Top Skills: AutogenCrewaiDatabricksEvent-Driven ArchitectureGraphQLLakehouseLangchainLanggraphLlmPythonRagRestSemantic KernelSpark
15 Days Ago
In-Office
San Jose, CA, USA
164K-246K Annually
Expert/Leader
164K-246K Annually
Expert/Leader
Artificial Intelligence • Fintech • Software
The Staff Software Engineer will architect future platform capabilities, drive technical strategy, mentor engineers, and ensure scalable, resilient systems for FloQast applications.
Top Skills: AWSGoMongoDBNode.js

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account