Samsung Semiconductor, Inc. Logo

Samsung Semiconductor, Inc.

Staff Engineer, RTL

Posted 8 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
163K-253K Annually
Expert/Leader
In-Office
San Jose, CA, USA
163K-253K Annually
Expert/Leader
Develop high-fidelity RTL/SystemC/C-based power macromodels for AI memory IPs by extracting activity and state-dependent power features, creating analytical/LUT/FSM/ML models, performing synthesis-assisted calibration, validating against RTL/gate-level and silicon data, and collaborating on model interfaces and system-level composition for full-system power simulation.
The summary above was generated by AI

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. 

Advancing the World’s Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. 

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.

What You’ll Do

We are seeking an RTL engineer to develop high-fidelity, advanced IP-level power macromodels for AI computing memory component IPs. The role focuses on translating RTL/SystemC/C behavior into time-indexed, input-dependent power models.

Location: Daily onsite presence at our San Jose, CA office in alignment with our Flexible Work policy

Reports to: SVP, R&D (Power & Thermal Lab)

  • Develop high-fidelity, advanced RTL- SystemC-, and C-based power macromodels for AI memory component IPs using analytical modeling, LUT, FSM, NN, and their hybrid.
  • Extract activity-, value-, and state-dependent power features from C/SystemC/RTL simulations.
  • Define power-relevant functional states (transaction/state-based abstraction).
  • Support trace-driven power modeling, aligned with C/SystemC workload traces.
  • Perform synthesis-assisted calibration using average and worst-case power anchors when available.
  • Validate macromodel accuracy against reference RTL/gate-level results and real-silicon data when available.
  • Collaborate with software engineers on feature semantics, timing alignment, and model interfaces.
  • Contribute to scalable IP-wise composition for full-system power simulation.

What You Bring

  • Bachelors degree 10+ years of experience or Masters degree 8+ years, PhD with 5+ years of experience.
  • Strong RTL design, synthesis and analysis experience (Verilog/SystemVerilog/SystemC).
  • Solid understanding of dynamic and leakage power mechanisms in CMOS and interconnects.
  • Hands-on experience with logic synthesis and power analysis tools, including VCS, VC Formal, Design Compiler, PrimeTime-PX, StarRC, PowerArtist, Verdi, etc.
  • Hands-on experience with power modeling in academia, including McPAT, CACTI, Wattch, etc. and industry tools such as Synopsys Platform Architect.
  • Familiarity with SystemC or transaction-level modeling.
  • Ability to abstract RTL behavior into compact analytical, table-based, FSM-based, and AL/ML models.
  • Knowledge of power macromodeling, power estimation flows, or architectural power analysis.

Preferred Qualifications

  • Experience with GPU, computer architecture, AI memory, memory controllers, PHYs, or high-speed I/O.
  • Knowledge of cross-coupling capacitance, clock power modeling, and power and signal integrity.
  • Exposure to low-power design and thermal management.
  • Exposure to power macromodeling, power estimation flows, or architectural power analysis.

What We Offer
The pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job-related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance. 

This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.
Enjoy Time Away You’ll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.
Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.
Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you’ll have support no matter where you are.
Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.
Embrace Flexibility Benefits are best when you have the space to use them. That’s why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range
$163,000$253,000 USD

Equal Opportunity Employment Policy 

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.

When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Our Commitment to Innovation and Fairness

At Samsung Semiconductor, we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However, AI is used as a support tool, not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically.

Recruiting Agency Policy

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.

Applicant AI Use Policy 

At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation, grammar, and research, but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines, we reserve the right to pause or end the interview, and your candidacy may be disqualified.

Trade Secret Notice

By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.


Applicant Privacy Policy
https://semiconductor.samsung.com/about-us/careers/us/privacy/

HQ

Samsung Semiconductor, Inc. San Jose, California, USA Office

San Jose, CA, United States

Samsung Semiconductor, Inc. Milpitas, California, USA Office

Milpitas, United States

Samsung Semiconductor, Inc. Santa Clara, California, USA Office

Santa Clara, United States

Similar Jobs

7 Days Ago
In-Office
Santa Clara, CA, USA
179K-219K Annually
Mid level
179K-219K Annually
Mid level
Software
Design and implement CPU microarchitecture features and ISA extensions using Chisel. Integrate designs into Chisel/FIRRTL framework, perform sandbox verification, collaborate on verification plans, optimize for physical implementation and performance, and document microarchitecture specifications.
Top Skills: BluespecChiselConfluenceFirrtlGitGitJIRARisc-VScalaSvaSystemverilogVerilogVhdl
6 Days Ago
In-Office or Remote
United States
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
As a Chip Design Lead at Tenstorrent, you will oversee the development of SoC programs from architecture to deployment, ensuring collaboration across teams and managing chip lifecycle processes.
Top Skills: AIPhysical ImplementationRisc-VRtlSocVerification
20 Days Ago
In-Office
Santa Clara, CA, USA
184K-357K Annually
Senior level
184K-357K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
The role involves building and modernizing the RTL-to-GDS flow infrastructure for semiconductor design, improving EDA tool automation, and ensuring system resilience while debugging and collaborating with design teams.
Top Skills: C++Eda ToolsGoLinuxMakePerlPythonTclYaml

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account