Arm Logo

Arm

Staff Package Layout Engineer

Posted One Month Ago
Be an Early Applicant
Hybrid
San Jose, CA, USA
209K-283K Annually
Senior level
Hybrid
San Jose, CA, USA
209K-283K Annually
Senior level
Designs, verifies, and optimizes 2.5D and 3D system-in-package layouts for next-generation SoCs. Responsibilities include package routing, bump-map and ball-pattern optimization, stack-up and power-distribution design, feasibility studies, DFM/DFA implementation, vendor coordination, methodology development, and mentoring team members using Cadence APD and SiP tools.
The summary above was generated by AI
Arm has a great opportunity for a Staff Engineer in our System-in-Package team! This Engineer will become part of a team responsible for implementing ARM's next generation of SoC's in the IoT, Automotive, and Compute spaces. These complex designs use current and emerging 2.5 and 3D technologies and will require you to work closely with IP, PCB, SI/PI and Systems teams in France, US, UK, and other ARM locations as needed as well as our technology partners.
Location: We are open to hiring in either Chandler, AZ or San Jose, CA.
Responsibilities:
The engineer will assist in the definition, design, and verification of our package designs. Candidate will work closely The candidate needs to be able to adapt to proposed changes as well as propose solutions to loosely defined problems.
  • Layouts using best-known practices for DFM, DFA, Signal and Power Delivery Networks!
  • Provide guidance to other team members
  • Communicate and coordinate with external vendors as needed.
  • Conduct design feasibility studies to evaluate the Package design goals for size, cost, and system performance.
  • Optimize package bump-map and ball patterns based on feasibility studies and propose layout design trade-offs to the Technical Package Lead when appropriate.
  • Help implement package routing, stack-up creation, reference plane and power distribution using Cadence APD or SiP tool suite.
  • Help define and test new methodologies that helps improve the efficiency of the layout team.

Required Skills and Experience :
  • An Electrical Engineering degree or equivalent work experience
  • Experience with 2.5D and 3D package systems and their SI/PI requirements
  • 5-7+ years of recent experience in the use of Cadence APD & Allegro toolsets
  • Facilitate standardization by being aware of the bigger picture, including design features which will drive standardization and improve efficiency throughout the department
  • Maintain a professional and positive demeanor while being open to feedback and continuous learning.

"Nice To Have" Skills and Experience :
  • Familiarity with EDA vendor collaboration, tool evaluations, and issue resolution
  • Strong verbal, written communication and presentation skills
  • Programming experience in Python, SKILL, or TCL

Salary Range:
$209,100-$282,900 per year
We value people as individuals and our dedication is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process.
Our 10x Mindset
At Arm, we believe progress happens when people are empowered to think bigger and push beyond what seems possible. Our 10x mindset is about curiosity, ambition and creating impact that will be used by millions. We learn fast, prioritise collaboration and turn bold ideas into real technology. We look for people who are inspired by this way of working and want to grow in an environment where bold ideas are welcomed. Discover how the 10x mindset shapes life at Arm: https://careers.arm.com/10x-mindset
Use of AI in Your Application
At Arm, we embrace the benefits AI can bring, including in recruitment. You may use AI to support your preparation, such as improving the clarity of written responses, practicing interview questions, or learning more about our industry. However, your application and interview responses must reflect your own thinking, experience, and abilities. We want to understand your authentic perspective, creativity, and approach to problem solving. As such, you may not use AI to complete assigned tasks as part of any assessments. If you plan to use AI-supported or assistive technologies as part of a reasonable adjustment, please contact [email protected] so we can support you.
Recruitment Adjustments and Accommodations
At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email [email protected] . To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.
Hybrid Working
Arm's approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team's needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.
Equal Opportunities
Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don't discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

Arm San Jose, California, USA Office

150 Rose Orchard Way, San Jose, CA, United States, 95134

Similar Jobs at Arm

5 Days Ago
Hybrid
130K-176K Annually
Entry level
130K-176K Annually
Entry level
Artificial Intelligence • Internet of Things • Semiconductor
Develop and maintain SystemVerilog UVM and formal verification environments for Arm CPU memory-system blocks. Create verification plans, run simulations, debug RTL issues, implement functional and statistical coverage, and drive coverage closure. The role collaborates with architects, designers, and verification engineers to validate complex processor behavior throughout the engineering lifecycle.
Top Skills: Cpu MicroarchitectureFormal VerificationFunctional CoverageLogic SimulationRtlSystemverilogUvm
6 Days Ago
Hybrid
San Jose, CA, USA
209K-283K Annually
Senior level
209K-283K Annually
Senior level
Artificial Intelligence • Internet of Things • Semiconductor
Leads signal integrity design, simulation, optimization, and validation for AI superchips and data center platforms. Analyzes high-speed DDR, PCIe/CXL, Ethernet, die-to-die, and SerDes interfaces across silicon, advanced packaging, PCBs, and systems. Develops electromagnetic, S-parameter, IBIS/IBIS-AMI, and behavioral models; evaluates loss, crosstalk, equalization, impedance, and BER margins; and collaborates across architecture, PHY, package, PCB, and validation teams to achieve electrical sign-off.
Top Skills: 2.5D/3D PackagingAnsys HfssAnsys SiwaveChipletsCxlDdr5Electromagnetic ModelingEthernetHigh-Density SubstratesIbisIbis-AmiInterposersKeysight AdsLpddrPcbPcieS-ParametersSerdesSoc
21 Days Ago
Hybrid
250K-338K Annually
Expert/Leader
250K-338K Annually
Expert/Leader
Artificial Intelligence • Internet of Things • Semiconductor
Lead performance architecture for next-generation server platforms by analyzing production silicon, AI and HPC workloads, microbenchmarks, cache and memory systems, and high-performance I/O. Define metrics and benchmarking strategies, identify bottlenecks, recommend optimizations, and translate workload and silicon insights into architectural improvements. Collaborate with hardware and software teams while providing technical leadership across complex system-design efforts.
Top Skills: C++CxlInfinibandPciePythonRoceSystemcTlm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account