Intel Logo

Intel

Staff Semiconductor Device Modeling Engineer

Posted 5 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
150K-285K Annually
Senior level
In-Office
Santa Clara, CA, USA
150K-285K Annually
Senior level
Develop and validate compact transistor models (FinFET, GAA) and simulation methodologies for PDKs. Collaborate cross-functionally to ensure modeling readiness, perform statistical, RF and EM simulations, automate analysis with Python, and integrate innovative techniques like OMI and ML to meet delivery milestones.
The summary above was generated by AI
Job Details:

Job Description: 

The Role and Impact
As a Staff Device Modeling Engineer, you will play a pivotal role in advancing circuit simulation and modeling capabilities for next-generation semiconductor technologies. Your daily responsibilities will include collaborating with cross-functional teams to drive the development of high-quality simulation tools and methodologies, ensuring alignment with technology roadmaps, and enabling optimized solutions for process design kits (PDKs). Your contributions will directly impact accelerating product delivery timelines and enhancing Intel's leadership in the foundry space.
Business Group
You will be joining Intel's Design Technology Platform (DTP) organization, a critical pillar that empowers Intel Foundry customers to produce cutting-edge products for the marketplace. The Compact Device Modeling Group (CDMG), within DTP, focuses on co-optimizing Intel's state-of-the-art process technology and design tools to enable the development of innovative, high-performance products. As part of this team, you will contribute to the modeling solutions that allow design teams to deliver leadership products for data-centric applications faster and with greater precision.
Key Responsibilities

  • Partner with technology leaders and PDK teams to ensure modeling capabilities align with roadmap requirements.
  • Drive readiness and validation of simulation and modeling solutions to meet PDK delivery milestones.
  • Develop compact device models (e.g., FinFET, GAA) for transistor modeling, including layout-dependent effects and circuit performance impacts.
  • Conduct statistical modeling, simulation, and data analysis using Python scripting and other relevant tools.
  • Implement innovative methodologies for device targeting benchmarking circuits, self-heating effects, and Open Model Interface (OMI) modeling.
  • Collaborate across multiple teams and geographies to achieve seamless integration and optimized solutions.

Qualifications:
  • Bachelor's degree in Electrical Engineering or a related discipline with 6+ years of industry experience in the semiconductor field; -OR- Master's degree in Electrical Engineering or a related discipline with 4+ years of relevant industry experience; -OR- Ph.D. in Electrical Engineering or a related discipline with 2+ years of experience.
  • 2+ years of hands-on experience with compact modeling techniques for advanced nodes such as FinFET and GAAFET.
  • Proficiency with commercial simulators (e.g., HSPICE, Spectre) and extraction tools (e.g., ICCAP, MBP).
  • Experience in Python scripting for data analysis and automation.
  • Experience in statistical modeling, RF simulation, and EM simulation.

Preferred Qualifications

  • Ph.D. in Electrical Engineering or a related discipline with 3+ years of industry experience in the semiconductor field.
  • Strong background in Device physics and RF modeling.
  • Experience in RF structure design, RF De-embedding and EM simulation.
  • Experience collaborating across teams and geographies, with experience leading technical initiatives.
  • Experience with machine learning algorithms and their application in compact model development.
  • Strong understanding of process flows, circuit design, and simulation methodologies.

Join us in shaping the future of semiconductor technology innovation. Take the next step in your career by applying today and becoming part of a team dedicated to driving impactful solutions for Intel Foundry customers worldwide.

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, Oregon, Hillsboro

Additional Locations:US, California, Santa Clara

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $149,600.00-284,580.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
HQ

Intel Santa Clara, California, USA Office

Robert Noyce Building, Santa Clara, CA, United States, 95052

Intel Mountain View, California, USA Office

Mountain View, United States

Intel San Jose, California, USA Office

San Jose, United States

Intel Santa Clara, California, USA Office

2200 Mission College Blvd. , Santa Clara, CA, United States, 95054

Intel Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

3 Hours Ago
Hybrid
Senior level
Senior level
Digital Media • Information Technology • News + Entertainment
Lead and execute data center hardware deployments, decommissions, migrations, cabling, and maintenance. Troubleshoot incidents, develop MOPs, coordinate vendors, participate in on-call rotations, and drive operational excellence and documentation in a critical facility.
Top Skills: AtssHvacIp NetworksPdusRack-Mounted EquipmentRoutersServersStructured CablingSwitchesUpss
3 Hours Ago
Hybrid
Senior level
Senior level
Digital Media • Information Technology • News + Entertainment
Provide technical leadership for data center deployments and operations including rack/stack, cabling, power systems, maintenance, troubleshooting, incident response, on-call support, MOPs/procedure development, vendor coordination, and continuous operational improvement to ensure reliable, scalable infrastructure.
Top Skills: AtssDcimHvac (Data Center)Ip NetworkingMS OfficePdusRack-Mounted EquipmentRoutersServersStructured CablingSwitchesTicketing SystemsUpss
6 Hours Ago
Remote or Hybrid
United States
72K-108K Annually
Expert/Leader
72K-108K Annually
Expert/Leader
Fintech • Insurance • Payments • Social Impact • Financial Services
The role involves sourcing new business for 1031 QI services, building client relationships, and facilitating tax-deferred exchanges while working independently and leveraging industry knowledge for client satisfaction.

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account