Broadcom Logo

Broadcom

Staff Semiconductor Power Engineer (ICB4)

Reposted 7 Hours Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
122K-195K Annually
Senior level
In-Office
San Jose, CA, USA
122K-195K Annually
Senior level
Lead end-to-end power strategy for complex SoCs: define budgets, perform dynamic and leakage analysis across RTL-to-silicon, build automation and power-analysis flows, drive active power reduction (clock/power gating, DVFS), and collaborate with physical, architecture, board, and systems teams for PDN, IR/EM, thermal, and validation.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Role Overview:

We are seeking a highly skilled and motivated Staff Power Engineer to join our semiconductor design team. In this role, you will be the primary driver for our power strategies, taking full ownership of end-to-end power definition, analysis, and optimization for our next-generation chips. You will work cross-functionally with architecture, RTL design, physical design, and software teams to ensure our products meet strict power and thermal envelopes.

Key Responsibilities:

  • End-to-End Ownership: Lead the complete power lifecycle for complex SoCs, from early architectural power definition and budgeting to final silicon validation.

  • Power Analysis: Conduct rigorous dynamic and leakage power analysis at various design stages (RTL, Gate-level, Post-layout) using industry-standard EDA tools.

  • Methodology Development: Architect, develop, and maintain advanced power analysis flows, automation scripts, and methodologies to improve accuracy and turnaround time.

  • Reduction & Optimization: Identify power bottlenecks and drive active power reduction strategies (e.g., clock gating, power gating, dynamic voltage and frequency scaling) across micro-architecture, logic, and physical implementation phases.

  • Cross-Functional Collaboration: Partner with the physical design team on power grid (PDN) sign-off and IR/EM drop analysis, and work with systems teams to align on thermal and packaging constraints, including collaborating with the board design team to define power profiles and thermal maps.
     

Required Qualifications:

  • Core Domain Expertise: Proven track record in semiconductor power definition, estimation, and optimization for complex SoCs or high-performance IPs.

  • EDA Tool Proficiency: Strong hands-on experience with industry-standard power analysis and sign-off tools (e.g., Synopsys Pt-PX / PrimePower, Ansys RedHawk, Cadence Joules, or PowerArtist).

  • Low-Power Design Knowledge: Deep understanding of modern low-power design intents and formats (UPF/CPF), CMOS device physics, and power reduction techniques.

  • AI-Assisted Scripting & Methodology: Proficiency in leveraging modern AI coding assistants to rapidly generate, debug, and optimize scripts (Python, Tcl, Perl) for workflow automation and data parsing, shifting focus from manual coding to AI-driven methodology development.

  • Educational Background: Bachelor’s (plus 8 years) or Master’s degree (plus 6 years) in Electrical Engineering, Computer Engineering, or a related field, with relevant industry experience commensurate with a mid-level/Staff role.

  • Communication Skills: Excellent analytical and problem-solving skills, with the ability to clearly communicate power trade-offs to cross-functional teams and leadership.
     

Preferred Qualifications:

  • Advanced Node Experience: Direct experience taping out designs in advanced semiconductor technology nodes (e.g., 7nm, 5nm, 3nm or below).

  • Thermal/IR Knowledge: Familiarity with thermal modeling, power delivery network (PDN) design, and voltage drop (IR/EM) mitigation.

  • Post-Silicon Validation: Experience correlating pre-silicon power estimates with post-silicon laboratory measurements.


Compensation and Benefits


The annual base salary range for this position is USD 121,900.00 To USD 195,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom Palo Alto, California, USA Office

Palo Alto, CA, United States

Broadcom Richmond, California, USA Office

13711 International Pl Unit 200, Richmond, British Columbia, V6V 2Z8, Canada, Richmond, Canada, V6V 2Z8

Broadcom San Francisco, California, USA Office

San Francisco, United States, 0

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Broadcom Santa Clara, California, USA Office

Santa Clara, United States, 0

Broadcom Sunnyvale, California, USA Office

190 Mathilda Pl, Sunnyvale, California, 94086-6076, United States, Sunnyvale, United States, 94086-6076

Similar Jobs

7 Hours Ago
In-Office
170K-200K Annually
Senior level
170K-200K Annually
Senior level
Artificial Intelligence • Healthtech • Information Technology • Logistics
The Head of Growth Marketing will drive pipeline growth, execute demand generation campaigns, and establish brand positioning in home healthcare technology.
Top Skills: Google AnalyticsHubspotLinkedin Ads
7 Hours Ago
Easy Apply
In-Office
Easy Apply
30-45 Hourly
Senior level
30-45 Hourly
Senior level
Aerospace • Defense
Build, install, and inspect wiring harnesses and electrical systems for flight hardware. Support avionics integration, continuity checks, cable routing, instrumentation for test campaigns, and electrical troubleshooting. Follow schematics and work instructions, maintain clean and safe shop areas, document work, and flag discrepancies to engineering.
Top Skills: Cable RoutingContinuity TestingCrimpingEsd ProceduresInstrumentation SetupIpc/Whma-A-620J-StdMultimeterOscilloscopeSolderingWiring Harness Fabrication
7 Hours Ago
Easy Apply
In-Office
Easy Apply
160K-220K Annually
Senior level
160K-220K Annually
Senior level
Aerospace • Defense
Lead AI&T for spacecraft return vehicles: own integration and test strategy, lead engineers and technicians, develop and execute environmental and functional test campaigns, drive anomaly resolution, coordinate cross-discipline issues, maintain test documentation, and support flight readiness.
Top Skills: Acoustic TestingEnvironmental TestingIntegration And Test (Ai&T)Proof And Acceptance TestingThermal Vacuum TestingVibration Testing

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account