Micron Technology Logo

Micron Technology

Staff SoC DFT Engineer, HBM

Reposted 2 Hours Ago
Be an Early Applicant
In-Office
Folsom, CA
146K-247K Annually
Senior level
In-Office
Folsom, CA
146K-247K Annually
Senior level
The position involves owning DFT solutions for HBM SoC designs, collaborating on architecture, implementation, and ensuring manufacturability and quality.
The summary above was generated by AI
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
The Heterogeneous Integration Group (HIG) within Micron's Technology and Products Group (TPG) leads the development of High Bandwidth Memory (HBM) solutions for AI and ML applications. Our modern designs use Through Silicon Via (TSV) technology. We stack multiple DRAM chips on a high-speed memory controller with a coordinated logic chip in one package. This new way improves memory density and bandwidth through parallelization. It aims to deliver the lowest power per bit solutions in the industry.
You will join an inclusive, forward-thinking team dedicated to building technologies that power virtual reality, neural networks, and next-generation computing. In this role, you will own design for test (DFT) solutions for complex high-bandwidth memory (HBM) system-on-chip (SoC) base-die designs. Your work will directly enable manufacturability, quality, and successful silicon bring-up across current and future HBM generations. (LLM)
Responsibilities will include, but are not limited to:
  • Own SoC-level DFT structures and their implementation. This includes scan, memory built-in self-test (MBIST), logic built-in self-test (LBIST) where applicable, boundary scan (JTAG), and test access architectures for HBM base-die builds.
  • Define and drive DFT architecture early in the design cycle, ensuring alignment with SoC integration, floorplanning, timing, power, and physical design requirements.
  • Implement and integrate DFT logic at block, subsystem, and full-chip levels while partnering closely with register-transfer level (RTL) design and SoC integration teams.
  • Complete and sign off DFT flows, including linting, clock-domain crossing (CDC) checks, DFT rule checks, automatic test pattern generation (ATPG) readiness, and coverage closure.
  • Collaborate with physical design teams to optimize DFT solutions for placement, routing, timing closure, and design rule check/layout versus schematic (DRC/LVS) signoff.
  • Work with verification, product engineering, test, probe, and manufacturing teams to ensure testability, diagnosability, smooth pre-silicon debug, and post-silicon bring-up.
  • Partner with computer-aided design (CAD) and methodology teams to standardize and improve DFT flows, contribute to cross-group technical reviews, mentor engineers as appropriate, and drive innovation for future HBM generations.

Minimum Qualifications:
  • Strong hands-on experience with SoC develop for test (DFT) architecture and implementation, including scan insertion, MBIST/LBIST concepts, boundary scan (JTAG), and ATPG.
  • Experience working across full RTL-to-GDS SoC flows and collaborating with synthesis, static timing analysis (STA), and physical design teams.
  • Proficiency using industry-standard electronic design automation (EDA) tools from Siemens, Synopsys, and/or Cadence for DFT and implementation.
  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field, or equivalent practical experience.
  • Seven or more years of relevant experience in SoC design, DFT, or implementation for complex digital application-specific integrated circuits (ASICs) or SoCs.

Preferred Qualifications:
  • Experience with large, complex SoCs that integrate multiple intellectual property (IP) blocks and subsystems.
  • Strong RTL debugging, design analysis, and problem-solving skills.
  • Experience using scripting languages such as Python, Tcl, or Perl for flow automation.
  • Familiarity with memory systems such as dynamic random-access memory (DRAM), high-bandwidth memory (HBM), and related JEDEC specifications.

The US base salary range that Micron Technology estimates it could pay for this full-time position is:
$146,000.00 - $247,000.00 a year
Additional compensation may include benefits, bonuses and equity.
Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Micron Technology Milpitas, California, USA Office

540 Alder Dr, Milpitas, CA, United States, 95035

Similar Jobs at Micron Technology

2 Hours Ago
In-Office
177K-309K Annually
Senior level
177K-309K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Leads physical design and verification teams developing advanced HBM SoC base-die designs from netlist through GDSII and tapeout. Owns floorplanning, placement, clock-tree synthesis, routing, timing and power closure, physical signoff, IP integration, and post-silicon debug. Partners cross-functionally on PPA, power architecture, packaging, manufacturing, and product delivery. Improves design flows through scripting, automation, and agentic AI/LLM workflows while mentoring engineers and managing resources across projects.
Top Skills: AICadence InnovusCadence TempusCpfDramDrcElectromigrationErcGdsiiHbmIr DropLlmsLvsSdcSiemens CalibreSocStatic Timing AnalysisSynopsys Icc2Synopsys PrimetimeTsmcUpf
2 Hours Ago
In-Office
San Jose, CA, USA
Junior
Junior
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Coordinates executive recruiting activities from candidate scheduling through onboarding, delivering a confidential, high-touch candidate experience. Partners with executives, executive assistants, recruiters, HR, and external search firms; manages vendors, dashboards, trackers, reporting, and recruiting systems. Supports talent mapping, market intelligence, pipelines, succession planning, process improvement, and AI-enabled recruiting initiatives. Resolves complex scheduling challenges, maintains data integrity, and contributes to strategic executive talent acquisition projects.
Top Skills: ExcelGenerative AiLinkedin RecruiterMicrosoft CopilotMS OfficeMicrosoft TeamsOutlookPowerPointTalent Intelligence ToolsWorkday AtsWorkflow Automation
2 Hours Ago
In-Office
50K-50K Hourly
Internship
50K-50K Hourly
Internship
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Research and evaluate next-generation HBM architecture and microarchitecture features. Develop performance models, simulators, and analytical tools using Python or C++. Analyze workloads and simulation results, assess architectural trade-offs, and recommend improvements for performance, reliability, and efficiency. Collaborate with architecture, design, controller, and engineering teams on specifications, design reviews, and product roadmaps while applying AI-assisted engineering tools.
Top Skills: C++ChatgptClaudeDdrDramsimEccGddrGem5Github CopilotHbmLarge Language ModelsLpddrPythonRamulatorRasRtlSystemverilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account