Broadcom Logo

Broadcom

Substrate/Package Layout Engineer

Reposted 2 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
141K-226K Annually
Senior level
In-Office
San Jose, CA, USA
141K-226K Annually
Senior level
The role involves layout and routing of substrates and packages, including high-speed lines design, collaborating with teams, and improving layout methodologies.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom OSD is looking for an IC Substrate and Package/Interposer Layout Engineer. In the role, you will have primary responsibility for the layout, routing, and functionality of packages and substrates, including design of high-speed lines. Expertise with design tools, such as Calibre/Klayout and Cadence tools (e.g. Allegro Package Design, Innovus, and Virtuoso) is required.

In this role you will work closely with other core members of the design team, mechanical engineers, electrical engineers, power/signal integrity engineers, and project managers. Peer reviews of substrate/package designs is also an important element of the role. You will work with substrate/package vendors to define layout/panel/stack-up design and other specifications. In addition to the front end layout work, you will also help evaluate the parts when they come back from the fab. This includes visual inspection, electrical functionality, and characterization of the high speed electrical lines. 

Responsibilities:

  • Design and layout advanced substrates and IC packages

  • Develop and utilize a script-based layout tools.

  • Collaborate with design and verification teams to ensure layout meets specifications and performance requirements.

  • Perform design rule checking (DRC) and layout vs schematic (LVS) check.

  • Contribute to the development and improvement of layout methodologies and flows

Job requirements:

  • Bachelors degree in Material Science/ Electrical/ Computer/Mechanical Engineering or related science/engineering degree with at least 12 years experience.

  • Or Masters degree and 10+ years of related experience or PhD and 7+ years of related experience

  • Deep knowledge and expertise with using Cadence layout tools and Electronic Design Automation (EDA) tools.

  • Broad understanding of multilayer high speed rf-design, package/substrate manufacturing processes and materials, and surface mount technology, 

  • Simulations of designs and improvement suggestions.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $141,300 - $226,000

 

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

An Hour Ago
In-Office
146K-297K Annually
Senior level
146K-297K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Perform SI/PI analysis and modeling for HBM interposers, packages, and silicon channels. Conduct frequency- and time-domain channel characterization, mask-based timing and SPICE simulations, PDN/impedance and transient analysis, electromagnetic extraction, and automate sign-off flows with EDA vendors to ensure HBM interface reliability and product sign-off.
Top Skills: Ansys HfssAnsys SiwaveCadence PowerdcCadence PowersiCowosDdrEmibHbmInterposerKeysight AdsPciePdnSerdesSpiceSynopsys HspiceTsvUcie
An Hour Ago
In-Office
San Jose, CA, USA
83K-170K Annually
Senior level
83K-170K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Staff Engineer will design, simulate, optimize, and verify NAND Flash circuits while collaborating on architecture evaluation and analysis for performance and reliability.
Top Skills: C++CadenceCmosHspicePerlPythonVerilog
An Hour Ago
In-Office
San Jose, CA, USA
Expert/Leader
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead early technical engagement with strategic customers to translate workload requirements into end-to-end Micron memory and storage solution architectures, influence platform decisions ahead of revenue, secure design wins, support value selling, and collaborate cross-functionally to hand off designs into deployment.
Top Skills: AICloudComputeData-Center SystemsHpcMemoryNetworkingSoftware StacksStorage

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account