Intel Logo

Intel

Technology Development Foundry Engineering – Staff Engineer

Posted 11 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
134K-255K Annually
Mid level
In-Office
Santa Clara, CA, USA
134K-255K Annually
Mid level
Leads foundry customer product development from pre-silicon evaluation and tape-out through silicon qualification and production ramp. Responsibilities span process integration, device performance, yield modeling, root-cause analysis, manufacturing readiness, process control, and customer-specific issue resolution. The role partners cross-functionally across engineering and manufacturing teams to improve product readiness, eliminate yield losses, and support high-volume manufacturing.
The summary above was generated by AI
Job Details:

Job Description: 

As the world's largest chip manufacturer and a global leader in innovation and advanced technology, Intel strives to make every aspect of semiconductor manufacturing state of the art, from process development and manufacturing to yield improvement, packaging, final test, optimization, and world-class supply chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth. We are constantly working to create a more connected and intelligent future, and we need your help. Change tomorrow. Start today.


What We Offer: We foster a collaborative, supportive, and exciting environment where some of the brightest minds in the world come together to achieve exceptional results. We provide opportunities to transform technology and create a better future by delivering products that impact the lives of people around the globe.


Life at Intel: https://jobs.intel.com/en/life-at-intel


What We Do: Join the Logic Technology Development (LTD) organization, a powerhouse of process technology innovation driving Intel's IDM 2.0 strategy and enabling the success of our global foundry customers.


We are seeking a versatile Staff Engineer to be at the forefront of Intel's foundry transformation, serving as a pivotal technical partner who guides customers through the entire product development lifecycle. In this role, you will leverage multidisciplinary expertise spanning product/process integration, device engineering, and yield engineering to lead customers from pre-silicon evaluation and design tape-out through testing, validation, silicon qualification, and production ramp.This is a unique opportunity to apply broad technical leadership, solve complex challenges, face customers, and actively shape the future of the semiconductor industry in the AI era.


What You Will Do: We are seeking candidates with broad semiconductor expertise across foundry technology development. Depending on experience and business needs, responsibilities may include the following areas:


Product/Process Integration

  • Drive end-to-end Multi-Project Wafer (MPW) and New Product Introduction (NPI) execution across the full manufacturing flow, from front-end processing through far backend operations, ensuring quality and on-time delivery.
  • Serve as the primary customer-facing interface for silicon execution including wafer status, silicon health, technical issues, process changes, and execution alignment.
  • Own identification and resolution of customer-specific integration challenges.
  • Drive enablement of customer-specific requirements through effective cross-functional coordination.

Device Engineering

  • Serve as the primary customer interface for device performance, including manufacturing readiness reviews, performance roadmaps and projections, post-silicon characterization, model to hardware correlation, and resolution of customer-specific device issues.
  • Track device performance targets and process control capability while assessing alignment between silicon results and PDK expectations.
  • Drive device performance optimization through silicon learning, root-cause analysis, and cross-functional corrective actions to improve product readiness and close performance gaps.

Yield Engineering

  • Serve as the primary yield point of contact throughout the product lifecycle, from design tape-out through High Volume Manufacturing (HVM).
  • Develop predictive yield models to identify parametric and defect-related loss mechanisms and provide yield projections for test chips, shuttle vehicles, and production products.
  • Lead deep-dive investigations into yield signals and nonconformances, partnering with Process Integration, Device Engineering, and Defect Metrology teams to eliminate systematic yield losses. Perform root-cause analysis leveraging on state-of-the-art FI/FA.
  • Establish strong correlations between inline process metrics and end-of-line yield performance to improve process control and production predictability.

Benefits: Intel provides benefits that promote a healthy and enjoyable lifestyle, including comprehensive medical coverage, wellness programs, recreational activities, paid time off, employee discounts, and many additional benefits that help make Intel a Great Place to Work.Intel's future-of-work strategy is grounded in the belief that people are our most important asset. We are committed to a hybrid-first approach that provides flexibility while enabling strong collaboration and business success.


This position is not eligible for Intel Immigration Sponsorship.


Qualifications:

Candidates must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. The experience listed below may be obtained through schoolwork, research, classes and project work, internships, military training, and/or work experience.


Minimum Qualifications:

  • Master's degree (with 3+ years of relevant industry experience) or PhD (with 1+ years of relevant industry experience) in Electrical Engineering, Materials Science, Physics, Chemical Engineering, or a related engineering or physical science discipline.
  • 1+ years of experience in at least one of the following areas:
    • Product/Process Integration engineering
    • Device engineering
    • Yield engineering

Preferred Qualifications:

  • Direct experience with Gate-All-Around (GAA) technology nodes.
  • Foundry customer engagement experience with a demonstrated customer-focused mindset.
  • Experience supporting or collaborating with fabless semiconductor companies during product development.
  • Strong communication, leadership, and stakeholder management skills.

Take advantage of this opportunity to join Intel and shape the future of engineering. Apply today to be part of a team that drives industry-leading innovation and transformation.


Interview Tips: https://www.intel.com/content/www/us/en/jobs/hiring.html


          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, Oregon, Hillsboro

Additional Locations:US, Arizona, Phoenix, US, California, Folsom, US, California, Santa Clara, US, New Mexico, Albuquerque

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $133,800.00-255,200.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
HQ

Intel Santa Clara, California, USA Office

Robert Noyce Building, Santa Clara, CA, United States, 95052

Intel Mountain View, California, USA Office

Mountain View, United States

Intel San Jose, California, USA Office

San Jose, United States

Intel Santa Clara, California, USA Office

2200 Mission College Blvd. , Santa Clara, CA, United States, 95054

Intel Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

4 Hours Ago
In-Office
103K-210K Annually
Mid level
103K-210K Annually
Mid level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Implement advanced HBM SoC logic and base-die designs from netlist to GDSII. Responsibilities include floorplanning, placement, clock-tree synthesis, routing, timing closure, IP integration, physical signoff, power integrity, DFT coordination, tape-out execution, post-silicon analysis, and workflow automation. The engineer collaborates with RTL, verification, packaging, manufacturing, and other cross-functional teams while improving PPA and enabling AI-driven design workflows.
Top Skills: Ai-Enabled WorkflowsCadence InnovusCadence TempusCpfDftDrcEdaErcGdsiiLvsMbistMmmcSdcSiemens CalibreStaSynopsys Icc2Synopsys PrimetimeUpf
4 Hours Ago
In-Office
181K-308K Annually
Expert/Leader
181K-308K Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Develop and lead firmware and embedded software for next-generation custom HBM products. Responsibilities include analyzing requirements, architecting and implementing driver, validation, manufacturing, test, and production firmware, using FPGA prototyping, supporting silicon bring-up and debug, and collaborating across hardware, RTL, verification, architecture, and customer teams. The role requires expertise in memory technologies, low-level firmware, high-speed interfaces, reliability features, AI datacenter systems, and AI-assisted development workflows.
Top Skills: Ai/MlDramEmbedded SoftwareFirmwareFpgaGenaiHbmJedec StandardsMemory ControllersNandPhyRtlSoc
4 Hours Ago
In-Office or Remote
San Francisco, CA, USA
153K-205K Annually
Senior level
153K-205K Annually
Senior level
Blockchain • Fintech • Payments • Financial Services • Cryptocurrency • Web3
Build and evaluate fraud models for onboarding, login, account changes, and money movement. Develop labels, features, sampling strategies, thresholds, and production monitoring to detect account takeover, scams, money mules, and identity fraud. Transition third-party risk models to in-house solutions, measure model performance and drift, collaborate with fraud, risk, operations, and compliance teams, and evaluate AI agent workflows for transaction review and fraud-ring analysis.
Top Skills: Ai AgentsBlockchain AnalyticsLightgbmPythonSQLXgboost

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account