Tekskills Inc. Logo

Tekskills Inc.

Urgent need - Performance Test Lead - Cupertino, CA

Posted One Month Ago
Be an Early Applicant
In-Office
Cupertino, CA, USA
Senior level
In-Office
Cupertino, CA, USA
Senior level
Lead performance testing efforts using JMeter (mandatory) and LoadRunner, design performance test frameworks and strategies, create/execute test plans, log defects, guide offshore teams, and support Agile delivery.
The summary above was generated by AI
Company Description

Balaji – US IT Recruiter | Tekskills

Phone: 732-640-1210 EXT 2146 

Balaji(at)tekskillsinc.com 

Job Description

Job Role: Test Lead 

Location: Cupertino, CA

Duration: 6+ Months Contract

Job Description:

Skills and Experience Details:

Minimum Experience Required: 5-8 YEARS 

Mandatory Skills: Performance Test Engineering, JMeter Application Testing, Performance Test Engineering 

Desirable Skills: Performance Testing, Test Framework, LoadRunner 

Roles&Responsibilities:

JMeter, Java & Load Runner. Evaluation of requirements and review test objectives and to design Performance test approach. 

Experience in performance Test engineering and design. 

Designing Performance Test Framework, methodologies, strategies, approaches and processes. 

Good knowledge of creating and executing test cases, documenting test results & logging defects. 

Ability to handle multi tasks. 

Guiding offshore team on performance testing and providing support to team. 

Exceptional written and oral communication skills. 

Experience working in an Agile development environment is a plus. 

Excellent verbal and written communication skills and the ability to work independently. 

Preparing test cases and test plans for the project releases and maintenance releases .

Logging defects, reporting the defect status and follow-up on closing the defect during its life cycle. 

Ability to handle multiple assignments and suggest/build optimal. 

Performance test solutions which can ensure effective testing of the products. Should work Independently. 

JMeter experience is Mandatory

Additional Information

All your information will be kept confidential according to EEO guidelines.

Similar Jobs

30 Minutes Ago
In-Office
103K-210K Annually
Junior
103K-210K Annually
Junior
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Research and evaluate memory architectures for generative AI, GPUs, TPUs, and other accelerator platforms. Develop system-level models measuring performance, power, scalability, and efficiency across memory and compute architectures. Investigate HBM, DRAM, cache, storage, and interconnect optimizations, including compute-near-memory concepts. Collaborate with cross-functional teams to translate research findings into architecture recommendations, product strategies, and long-term technology roadmaps.
Top Skills: Ai AcceleratorsArchitectural SimulationC++CacheClaudeCopilotCudaDramGpuHbmInterconnect TechnologiesLarge Language ModelsMemory HierarchyPerformance ModelingPythonStorage SystemsTensorFlowTpu
31 Minutes Ago
In-Office
San Jose, CA, USA
116K-198K Annually
Senior level
116K-198K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design and verify digital circuits for NAND memory products, create RTL/firmware/schematics, perform gate-level and post-layout simulations, develop verification plans, support silicon validation and tape-out, and collaborate across teams to meet performance, power, and reliability targets. Leverage AI tools to aid design and automation.
Top Skills: Ai ToolsAi-Based AgentsFirmwareGate-Level NetlistNandPost-Layout SimulationRtlSchematicsSynthesized NetlistVerilog
31 Minutes Ago
In-Office
San Jose, CA, USA
177K-301K Annually
Senior level
177K-301K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead development and maintenance of advanced CAD tools and methodologies for semiconductor memory. Establish CAD build standards, integrate solutions with cross-functional teams, benchmark against industry, mentor engineers, and coordinate continuous improvement of CAD tools to support DRAM/NAND device development.
Top Skills: C++CadDramNandPythonSemiconductor Processes

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account