Rootshell Inc Logo

Rootshell Inc

Verification Engineer Onsite

Reposted One Month Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
5-5 Annually
Senior level
In-Office
Santa Clara, CA, USA
5-5 Annually
Senior level
The Verification Engineer role involves SOC/ASIC verification, requiring skills in System Verilog and UVM methodologies, with preference for candidates having debugging skills and experience in digital designs.
The summary above was generated by AI
Company Description

Rootshell has over 12 years of experience in Infrastructure Management Services and over 5 years of experience in providing contingent workforce management services to our clients across India with a highly effective process for recruiting, screening, testing and consultant management. Many of our clients regularly seek our advice when making changes to their internal IT staffing and vendor management programs. Over the years, we have formulated strategies, process and in-house IT Systems - enabling our sourcing engine to mature into one of the strongest providers in the country.

Job Description

We need 2 on site USA, 20 Engineers in India/Korea. Out of 20 - 5 should be Lead Engineers where they are willing to go Korea, on site (we will take care of Visa from India) - 15 will be working from India.
This is for ASIC/SOC Verification Engineers
Must to have skills:

Minimum 5 yeas experiance as Veification Engineer
System Verilog, UVM or OVM methodologies block level verification atleast 2 years.
Additional skill and not mandatory
SVA (systemverilog assertions), modem baseband verification experience, AHB, AXI or memory controller, arm based assembly testings, arm performance or bus performance

Qualifications

A successful DV candidate will be detail oriented with solid analytic and debugging skills, strong knowledge of digital design, good understanding of Object Oriented Programming (OOP) concepts and fine written and verbal communication skills.
Experience in Hardware verification languages (HVL) such as SystemVerilog testbench (OVM/UVM) and such as Verilog, SystemVerilog and VHDL is preferred.
SOC Design Verification (ARM, AMBA, AHB, AXI, Peripherals, clock, security)
Modem Design Verification (LTE, WCDMA, UMTS, CDMA,DSP or data path verification
Low-Power Design Verification
Tools used are : Verdi , VCS, IUS

Additional Information

Certification would be given preference

HQ

Rootshell Inc Santa Clara, California, USA Office

2338 Walsh Ave, Santa Clara, CA, United States, 95051

Similar Jobs

One Month Ago
In-Office
34-41 Hourly
Senior level
34-41 Hourly
Senior level
Artificial Intelligence • Information Technology • Software • Consulting
Develop and maintain UVM-based verification environments and execute block- and system-level verification plans for ASIC/SoC designs. Design verification components, perform timing and gate-level simulations, debug complex issues, and support post-silicon bring-up with C firmware. Collaborate across teams to define verification strategies and improve testability.
Top Skills: AdcAi-Driven CadAsicCDacFormal VerificationGate-Level SimulationPciePerlPost-Silicon FirmwarePythonSocSystemverilogTiming SimulationUcieUvm
67K-126K Annually
Senior level
Artificial Intelligence • Fintech • Insurance • Marketing Tech • Software • Analytics
Handles moderately complex to complex workers’ compensation claims, including investigations, coverage and liability decisions, damage evaluation, reserve setting, settlement negotiations, litigation coordination, and attendance at trials. Provides technical guidance, mentors team members, supports quality reviews and claim committees, and manages referrals to specialists. Requires strong communication, negotiation, leadership, claims-handling, insurance coverage, legal liability, and state tort-law knowledge.
48 Minutes Ago
Hybrid
Santa Clara, CA, USA
191K-334K Annually
Senior level
191K-334K Annually
Senior level
Artificial Intelligence • Cloud • HR Tech • Information Technology • Productivity • Software • Automation
Own the vision, roadmap, execution, and launch of ServiceNow’s AI tooling suite for identifying high-ROI agentic workflows, assessing data readiness, fixing data gaps, and calculating AI investment returns. Partner with engineering, customers, solution consultants, and field teams to drive adoption, integrate toolsets, shape strategy, and deliver scalable capabilities. Mentor product managers and communicate technical tradeoffs and priorities to executive, technical, and customer audiences.
Top Skills: Agent OrchestrationAIAi AgentsGenerative AiLlmsMcp

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account