Eridu AI Logo

Eridu AI

ASIC Architect

Reposted 6 Days Ago
Be an Early Applicant
In-Office
Saratoga, CA
Senior level
In-Office
Saratoga, CA
Senior level
The ASIC Architect will translate system requirements into detailed architecture, guide modeling and feasibility analysis, and collaborate for seamless design implementation across teams for Eridu's networking products.
The summary above was generated by AI

About Eridu AI 

Eridu AI is a Silicon Valley hardware startup focused on accelerating training and inference performance for large AI models. Today’s AI model performance is often gated by infrastructure bottlenecks. Eridu AI introduces multiple industry-first innovations across semiconductors, software and systems to deliver solutions that improves AI data center performance to increase GPU utilization while simultaneously reducing capex and power. Eridu AI’s solution and value proposition have been widely validated with several hyperscalers.  

  

The company is led by a veteran team of Silicon Valley executives and engineers with decades of experience in state-of-the-art semiconductors, optics, software, and systems, including serial entrepreneur Drew Perkins, co-founder of Infinera (NASDAQ: INFN), Lightera (acq. by Ciena), Gainspeed (acq. by Nokia) and Mojo Vision (World’s leading micro-LED display company and developer of the first augmented reality contact lens).


Position Overview

We are looking for a highly experienced ASIC Architect to contribute to the definition and implementation of Eridu's industry leading networking products. This is a unique opportunity to help shape the future of AI Networking. 


Responsibilities 

  • Work closely with the CTO to translate high-level system requirements and customer use cases into detailed architecture and functional specifications.
  • Collaborate with chip and system microarchitects to align ASIC architecture with system-level goals for throughput, latency, and power efficiency.
  • Guide modeling and feasibility analysis of packet flow behavior through the switch datapath to validate architectural choices, including throughput, latency, power and area efficiencies.
  • Work closely with RTL, Verification, Physical Design and Firmware teams to ensure seamless design implementation and handoff.
  • Guide integration of internal and external IPs (e.g. MAC, PCIe, SerDes) into the broader architecture. Drive interface requirements.
  • Participate in design reviews, performance modeling, test and verification strategies and architectural trade-off analysis.
  • Contribute to post-silicon validation for performance and correctness. Investigate and resolve complex issues related to ASIC data path, working closely with cross-functional teams including hardware engineers, firmware developers, and system architects.

Qualifications

  • MSEE with 10+ years of experience, preferably in networking ASIC architecture and design.
  • Candidates with experience in related areas of computer and parallel processing architectures – in particular, complex memory crossbars, buffering schemes, scheduling algorithms and high-speed datapaths  – are also highly desired.
  • A deep understanding of networking protocols (Ethernet, TCP/IP, UDP, VLAN, MPLS, RoCE, etc.) and their hardware implications, or a willingness to become expert.
  • Demonstrated expertise in microarchitecture definition, performance modeling, and trade-off analysis. Capability to develop Architecture behavioral models is highly desired.
  • Experience working across the ASIC development lifecycle, from concept through productization.
  • Experience in high-speed I/O integration (e.g., PCIe Gen5/Gen6, SerDes) and Software Control Plane interface architecture is highly desirable.
  • Understanding of physical design implications on packet processing and buffering architecture (e.g., timing, area, power).
  • Strong analytical and problem-solving abilities, with meticulous attention to detail in troubleshooting and debugging complex issues. Exceptional written and verbal communication skills, including the ability to document and present complex architectural concepts clearly.


Why Join Us?

At Eridu AI, you’ll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI networking solutions, transforming data center capabilities.  

   

The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles.

Top Skills

Asic
Ethernet
Mpls
Networking Protocols
Pcie Gen5
Pcie Gen6
Roce
Serdes
Tcp/Ip
Udp
Vlan
HQ

Eridu AI Saratoga, California, USA Office

12980 Saratoga Ave, Saratoga, California, United States, 95070

Similar Jobs

4 Days Ago
In-Office
San Jose, CA, USA
56-56 Hourly
Internship
56-56 Hourly
Internship
Artificial Intelligence • Hardware • Information Technology • Machine Learning • Semiconductor
Assist in ASIC design and development, analyze performance, review logic circuits, and propose architectural enhancements. Gain hands-on experience and collaborate across teams.
Top Skills: CPerlPythonSystemverilogUnix Shell ScriptsVerilogVhdl
18 Days Ago
In-Office
San Jose, CA, USA
200K-265K Annually
Senior level
200K-265K Annually
Senior level
Artificial Intelligence • Hardware • Software
Design and optimize AI accelerator architectures focusing on performance and efficiency for transformer workloads. Collaborate cross-functionally on innovative chip designs.
Top Skills: C/C++Gem5PythonRustSystemcSystemverilogVerilog
8 Days Ago
Easy Apply
In-Office
Mountain View, CA, USA
Easy Apply
120K-400K Annually
Mid level
120K-400K Annually
Mid level
Artificial Intelligence • Hardware • Software
Responsible for silicon micro-architecture and design deliverables, ensuring functionality and performance across subsystems and chips for AGI solutions.
Top Skills: BluespecC/C++PythonSystemverilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account