Epia Neuro Logo

Epia Neuro

ASIC Design Engineer

Posted 4 Hours Ago
Be an Early Applicant
In-Office
Alameda, CA, USA
100K-140K Annually
Entry level
In-Office
Alameda, CA, USA
100K-140K Annually
Entry level
Designs and documents ASIC modules, supports pre-silicon simulation and verification, develops hardware and software test systems, and validates and characterizes chips. The engineer will document test plans, debug root causes, and work across analog, digital, and post-silicon validation activities in an on-site startup environment.
The summary above was generated by AI
About Us

Epia Neuro is a neural technology company developing intent-driven systems designed to restore function and independence for people living with neurological conditions. Its platform integrates implantable neural interfaces, adaptive algorithms, and assistive devices to translate neural intent into real-world action. The company’s initial focus is stroke-related motor impairment, with expansion in cognitive decline and other neurological disorders, focusing on long-term solutions for the growing aging population.


The Role

We’re looking for an ASIC Design Engineer who wants to be involved in all aspects of design cycle: documentation, design, pre-silicon verification, and post-silicon validation.

The team is small in a startup environment, so the role is dynamic and all efforts will have visible impact. You'll work alongside senior engineers across all disciplines of ASIC design and have ownership from day one. Ideal candidate is inquisitive and a creative problem solver, who likes to tinker with whatever resources available.
Location

This role is expected to work on site from our Alameda Headquarters 5 days a week.


What You’ll Do

  • Document and implement module designs

  • Simulate module functions and support pre-silicon verification

  • Build/develop test HW/SW to validate chips

  • Validate and characterize chips across configurations

  • Document test plans and test reports

  • Root-cause issues beyond surface-level symptoms


Qualifications

  • Bachelor's degree in Electrical Engineering/Computer Science, plus relevant industry experience in ASIC design — or a Master's/PhD with hands-on ASIC design experience through university lab or project work

  • Strong written and verbal communication skills — you'll need to document your work clearly and communicate project status, good or bad

  • Comfortable working independently in a Linux/Linux-like environment, working with open-source projects

  • Experience with:

    • Analog circuit design

    • Digital (RTL) design

    • Programming

    • Testing/debugging designs or systems


Preferred experiences

  • High-precision, low-noise, low-power circuit design (e.g., bandgap reference, high-speed IO, PLL, ADC)

  • Design/work with industry-standard interfaces, such as SPI and I2C

  • Test automation

  • Experience with the Cadence tool suite

  • Design or research related to medical devices (e.g., neuroscience, biomedical instrumentation)

  • A track record of tinkering — work-related and/or personal projects (e.g., Raspberry Pi builds) to solve everyday problems

  • Managing design tools or vendor-supplied libraries (e.g., PDKs) in the university lab or industry setting

How We Work

  • We are intentional. We prioritize and are thoughtful about how we use others’ time.

  • We care for others. We prioritize safety both for patients and one another.

  • We own outcomes, not just tasks. Our work demands the highest standards because it impacts real patients and real lives.

  • Humility is a strength. We are honest about what we know and what we don’t know. Getting it right matters more than being right.

Benefits

Full-time employees are eligible for the following benefits listed below.

  • Competitive base salary with equity

  • 100% of healthcare coverage for you and your dependents

  • Generous vacation policy

  • Paid parental leave

  • Work from our beautiful waterfront office in Alameda, CA, with access to collaborative spaces and labs.

Similar Jobs

99K-198K Annually
Expert/Leader
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Design and validate DFT architectures for mission-critical ASICs, including TAP/JTAG, IJTAG, Boundary Scan, MBIST, scan compression, ATPG, and silicon debug. Integrate DFT features into chip design flows, optimize test coverage, develop verification artifacts, support timing and bring-up activities, and collaborate with internal teams and external partners on interfaces and security requirements. The role is fully onsite, with occasional travel and after-hours meetings during critical milestones.
Top Skills: AsicAtpgBoundary ScanBsdlCdcDftFpgaIclIeee 1149.1Ieee 1687IjtagMbistPdlPerlPythonScan CompressionSocStatic Timing AnalysisSystemverilogTap/JtagTclVerilog
8 Days Ago
In-Office
99K-162K Annually
Junior
99K-162K Annually
Junior
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Design and implement ASICs for mission-critical aerospace and space applications. Responsibilities include synthesis, static timing analysis, timing constraint management, floorplanning, power and timing convergence, equivalence checking, ECOs, chip integration, signoff, tapeout, and automation. The role collaborates with RTL, verification, DFT, architecture, and external backend teams while troubleshooting cross-domain timing issues and improving physical design methodologies.
Top Skills: AsicClock Tree SynthesisCpfDftEcoEda ToolsFloorplanningLogic SynthesisPerlPhysical DesignPhysical VerificationPlace And RoutePythonSocStatic Timing AnalysisTclUpf
Yesterday
In-Office
Mountain View, CA, USA
79K-107K Annually
Entry level
79K-107K Annually
Entry level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Design and verify ASICs and FPGAs for aerospace and space electronics. Responsibilities include microarchitecture, HDL coding, physical design, IP integration, timing analysis, linting, CDC, functional and code coverage, UVM-based reusable testbench development, FPGA prototyping, and hardware integration testing. The role is fully onsite in Mountain View, supports advanced digital IC and SoC development, and requires obtaining a U.S. Secret clearance.
Top Skills: Arm IpAsicCvsDspEthernetFpgaGitJesd204CLinuxMakePalladiumPciePerlPythonSvnSystemverilogSystemverilog AssertionsUvmVerilogVhdl

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account