Hewlett Packard Enterprise Logo

Hewlett Packard Enterprise

ASIC Verification Engineer

Posted Yesterday
Be an Early Applicant
In-Office
Sunnyvale, CA, USA
120K-243K Annually
Mid level
In-Office
Sunnyvale, CA, USA
120K-243K Annually
Mid level
Drive block- and subsystem-level ASIC/SoC verification: create test plans, build and maintain UVM/SystemVerilog environments, perform constraint-driven random testing, debug complex SoC designs using industry simulators, achieve coverage and assertion goals, and collaborate with cross-functional teams to resolve issues.
The summary above was generated by AI
ASIC Verification Engineer

  

This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.

Job Description:

   

This is a Hybrid role based in Sunnyvale, CA with an expectation that you’ll be in the office 2 days per week.

 

HPE Networking is a leading provider of advanced routers and switches for the internet. We keep the world connected with speed, reliability, security, and ease of use. At HPE Networking Silicon group, we push the boundaries of what is possible in a piece of silicon die. We build cutting edge networking chips used to build our world-class routers and switches.  

Bring your passion and there are no boundaries to what you can accomplish here. We are like a start-up in a big company. Year after year, our group builds the most powerful and highest density networking chips.  

As part of our fast-paced silicon group, you will become an expert in building high-speed ASICs, from specifications to final netlist. We give you opportunities to work on complex modules and subsystems where you can challenge yourself and grow. 

Open communications, empowerment, innovation, teamwork, and customer success are the foundations of team culture. Thus, you set your own limits for learning, achievements, and rewards.  

 

Position Summary

We are seeking a highly motivated ASIC Verification Engineer to join our networking silicon development team.

 

Key Responsibilities:

  • Own and drive block-level or subsystem verification efforts, from creating test plans to achieving comprehensive coverage closure.
  • Develop, enhance, and maintain advanced UVM verification environments, including agents, sequences, scoreboards, virtual sequences, and register models.
  • Perform constraint-driven random testing, debug complex SoC designs, and ensure functional coverage and assertion goals are met.
  • Analyze simulation results using industry-leading simulation tools (e.g., Cadence Xcelium, Synopsys VCS, Mentor Questa) and debug waveforms to validate design functionality.
  • Collaborate with cross-functional teams to identify and resolve issues, ensuring high-quality ASIC/SoC deliverables.

 

Required Skills and Qualifications:

  • 3+ years of experience in ASIC/SoC verification with a proven track record of owning verification from test plan to coverage closure.
  • Strong expertise in SystemVerilog and UVM methodology, including developing environments from scratch.
  • Deep understanding of randomization, constraints, functional coverage, and assertions (SVA).
  • Hands-on experience in test planning, coverage analysis, and debugging of complex SoC designs.
  • Proficiency with industry-standard simulation tools (e.g., Cadence Xcelium, Synopsys VCS, Mentor Questa) and waveform debugging.

 

Preferred Skills and Experience:

  • Experience verifying networking ASICs or router datapath/control blocks, such as packet processing, forwarding engines, or fabric interfaces.
  • Familiarity with high-speed interconnects, buffers, or scheduling pipelines in large networking SoCs.
  • Exposure to emulation environments, hardware acceleration, or traffic-model integration.
  • Knowledge of coverage analytics, regression dashboards, and continuous-integration flows (e.g., Jenkins).
  • Understanding of low-power (UPF) or formal verification methodologies.
  • Own and drive block-level/subsystem/FullChip verification efforts, from creating test plans to achieving comprehensive coverage closure
  • Experience with post-silicon bring-up and debug is a plus.
  • Familiarity with emulation environments and debug flows is desirable.

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

#networking

Job:

Engineering

Job Level:

TCP_03

    

"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
– United States of America: Annual Salary USD 120,000 - 243,000 in California
The listed salary range reflects base salary. Variable incentives may also be offered."

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

   

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

   

Recruitment Fraud Alert

We have become aware of an increase in fraudulent recruitment activities in which individuals impersonate our company or authorized recruitment agencies to offer fake employment opportunities. These scams may occur through false websites, emails, social media, or chat-based applications and often aim to obtain personal information or money. Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge a candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. We also never request personal information such as back account details, Social Security numbers, or national IDs via social media or chat applications.

All legitimate job opportunities will come through official company channels, and candidates are responsible for verifying the credentials of any third party claiming to represent the company. Any reliance on fraudulent communication is at the individual’s own risk, and HPE disclaims legal liability for any resulting damages. If you suspect recruitment fraud, do not share personal information or make any payments and report the incident to your local authorities immediately.

Hewlett Packard Enterprise San Jose, California, USA Office

San Jose, United States

Similar Jobs

2 Days Ago
In-Office or Remote
7 Locations
230K-323K Annually
Senior level
230K-323K Annually
Senior level
Aerospace
Lead verification planning and execution for complex ASIC/SoC digital subsystems. Develop UVM testbenches, reference models, scoreboards, protocol monitors, and assertions. Drive coverage closure, regression health, and verification signoff. Identify corner cases, collaborate across design, systems, DFT, firmware, and physical design, and support emulation, prototyping, and post-silicon debug.
Top Skills: AssertionsBchBeamformingCdcDftDspEmulationFecFormal VerificationHigh-Speed Interface VerificationLdpcPost-Silicon DebugPrototypingRdcRtlSystemverilogUvm
2 Days Ago
In-Office
San Jose, CA, USA
149K-282K Annually
Senior level
149K-282K Annually
Senior level
Cloud • Information Technology • Internet of Things • Professional Services • Software
Design and maintain block, cluster, and top-level ASIC verification environments. Develop simulation models, test plans, directed and random tests, coverage metrics, and multi-chip simulations. Perform end-to-end verification, debug designs, collaborate with architects, designers, software teams and vendors, and support post-silicon bring-up and performance analysis.
Top Skills: AsicAxiCC++LinuxPciePerlPythonSystemverilogUvm
7 Days Ago
In-Office
Santa Clara, CA, USA
196K-368K Annually
Senior level
196K-368K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Verify design and implementation of NVIDIA GPUs and SoCs using advanced methodologies (UVM, random stimulus, assertions). Develop verification scope, infrastructure, testbenches, and collaborate with architects, designers, and pre/post-silicon teams to ensure correctness of builds.
Top Skills: CC++GdbSystemverilogUvmVcsVerdi

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account