Broadcom Logo

Broadcom

Physical Design Engineer

Reposted 4 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
141K-226K Annually
Expert/Leader
In-Office
San Jose, CA, USA
141K-226K Annually
Expert/Leader
The Design Implementation Engineer will manage design implementation for ASIC/SoC, focusing on timing closure, physical verification, and adopting Broadcom's design methodologies. Expected to utilize tools for timing analysis, power optimization, and equivalent checks.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom is searching for an ASIC top level floorplan Physical Design Engineer to join the Asic Products Division. This position involves working with the latest technology to continue driving next generation Artificial Intelligence and PCIe Switch Products. More specifically, this position will require in-depth knowledge and expertise in all Physical Design aspects of taking RTL to silicon tapeout.

Responsibilities:

  • Own chip floor planning, partition creation, clock tree and delivery of top level partitions

  • Resolve physical design issues related to chip integration and assembly

  • Manage all cross functional interactions related to top level floorplanning, I/O and bump planning with package team

  • Develop and improve floorplan methodologies using both industry and  internal tools

  • Perform technical evaluations of IPs, providing recommendations and assessments to meet design specification

Preferred qualifications:

  • Bachelors and 12+ years of experience in top level floorplanning  with a focus on die size estimate, partitioning, clocking and pin assignment, or

  • Master's degree in Electrical Engineering and 10+ years of experience in top level floorplanning  with a focus on die size estimate, partitioning, clocking and pin assignment

  • Experience working on various technologies (Switch Fabric, Arbiter, High Speed DDR, SerDes, HBM, D2D I/O, chiplet etc)

  • Experience in resolving chip level DRC/LVS/EMIR issues for advance nodes and tape out experience

  • Proven track record with bump planning, RDL routes and multi voltage domain designs 

  • Experience with hierarchical design planning, power grid design, structured clocks, top level pipeline placement, custom routes and bump planning

  • Experience in collaborating with design, package and methodology teams during development phase

  • Experience in scripting languages like  Python, Tcl, or Perl

  • Must work in person at our San Jose site and no remote work allowed

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $141,300 - $226,000

 

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

14 Days Ago
In-Office
177K-334K Annually
Senior level
177K-334K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The SoC Physical Design Engineer will manage SoC block implementations, ensure timing closure, integrate IPs, and conduct physical signoff while driving design optimization.
Top Skills: Cadence InnovusCadence TempusPerlPythonShellSiemens CalibreSynopsys Icc2Synopsys PrimetimeTcl
2 Days Ago
In-Office
Santa Clara, CA, USA
164K-269K Annually
Senior level
164K-269K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Develop methodologies, models, and flows for advanced process design rules and validate them via silicon. Support IP and SoC teams with APR, signoff, and PPA optimization. Diagnose prototype issues, run experiments to ensure yield and reliability, and communicate process requirements to design teams.
Top Skills: CadenceEdaGdsPlace And Route (Apr)PpaRtlSignoffSynopsys
3 Days Ago
In-Office
Sunnyvale, CA, USA
230K-280K Annually
Expert/Leader
230K-280K Annually
Expert/Leader
Artificial Intelligence
Perform physical design and analysis for 3D integrated ASIC/SoC products, including full-chip and block-level physical verification, DRC/LVS resolution, IR/EM analysis, power/clock/cooling analysis, and 3D die stacking. Collaborate with RTL and architecture teams, optimize for power/performance/area, enhance flows via scripting, and work on packaging and floor-planning integration R&D.
Top Skills: 2.5D Packaging3D Die Stacking3D Packaging3D Physical DesignCalibreDie-To-DieEm AnalysisIcvIr AnalysisPhysical VerificationPythonSynopsys Tool SuiteTclWafer-To-Wafer

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account