Broadcom Logo

Broadcom

DFT Engineer

Posted Yesterday
Be an Early Applicant
In-Office
San Jose, CA, USA
Senior level
In-Office
San Jose, CA, USA
Senior level
Performs SoC DFT specification, implementation, verification, ATPG pattern generation, coverage improvement, timing closure, silicon bring-up, failure analysis, and yield optimization. Integrates scan, MBIST, TAP, LBIST, IO, SerDes, and other DFT features; debugs test vectors and customer-returned parts using ATE. Collaborates with physical design, STA, manufacturing, test, IP, and global customer teams throughout product development and production release.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

DFT Engineer


Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose, California  Development Center. The successful candidate will work on DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing products to production.


The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Products Division)’s designs – DFT Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement to meet the product test metrics. It involves working with the Physical Design & STA team for DFT mode timing closure. The role could also involve direct interaction with external customers.


It is expected that you can code using TCL, PERL, RUBY, PYTHON, C++ or similar.


Responsibilities:

  • Understanding Broadcom & customer DFT feature requirements
  • Implementing DFT, including Scan, MBIST, TAP, LBIST, IO, SerDes and other I/P DFT integration
  • Working closely with STA and DI Engineers design closure for test
  • Generating, Verifying & Debugging Test vectors before tape release.
  • Validating & Debugging Test vectors on ATE during the silicon bring up phase
  • Assisting with silicon failure analysis, diagnostics & yield improvement efforts
  • Interfacing with the customer, physical design and test engineering/manufacturing teams located globally
  • Working closely with I/P DFT engineers & other stakeholders
  • Debugging customer returned parts on the ATE

 Skills/Experience:

  • Strong DFT background (such as IO and Analog DFT, ATPG and/or Scan, BIST, and others)
  • Scan Insertion and scan compression background (DFT Compiler, Mentor TestKompress, SSN etc.)
  • Well-versed in ATPG vector generation, simulation, and  debugging. (TetraMax, Fastscan)
  • Experience in Verilog coding, testbench generation & simulation
  • Memory BIST insertion and verification experience on embedded  (SRAM, CAM, eDRAM, ROM)
  • Boundary scan Verification and test vector generation. Should have good knowledge in IEEE1149.1 and IEEE1149.6
  • Basic knowledge of Test-STA and constraints
  • Strong background on IEE1687, IJTAG, ICL and PDL, SSN
  • The ability to work in a multi-disciplined, cross-department environment
  • Solid knowledge in analog and digital circuit design, and device physics fundamentals
  • Good understanding of Si processing, logical and physical synthesis, and transistor reliability principles
  • Excellent problem solving, debug, root cause analysis and communication skills

Education & Experience:

  • Bachelors in Electrical/Electronic/Computer Engineering and 5+ years of relevant industry experience or Masters Degree in Electrical/Electronic/Computer Engineering and 3+ years of relevant industry experience

Compensation and Benefits


The annual base salary range for this position is USD To USD

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom Palo Alto, California, USA Office

Palo Alto, CA, United States

Broadcom Richmond, California, USA Office

13711 International Pl Unit 200, Richmond, British Columbia, V6V 2Z8, Canada, Richmond, Canada, V6V 2Z8

Broadcom San Francisco, California, USA Office

San Francisco, United States, 0

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Broadcom Santa Clara, California, USA Office

Santa Clara, United States, 0

Broadcom Sunnyvale, California, USA Office

190 Mathilda Pl, Sunnyvale, California, 94086-6076, United States, Sunnyvale, United States, 94086-6076

Similar Jobs

Yesterday
In-Office
San Jose, CA, USA
Senior level
Senior level
Software • Semiconductor • Manufacturing
Develop and implement SoC DFT programs from specification through production release. Responsibilities include scan, MBIST, TAP, LBIST, IO, SerDes, ATPG, test-vector generation, simulation, verification, timing closure, silicon bring-up, failure analysis, diagnostics, yield improvement, and customer support. The engineer collaborates with physical design, STA, test, manufacturing, IP, and global customer teams.
Top Skills: AteAtpgC++CamDft CompilerEdramFastscanIclIeee 1149.1Ieee 1149.6Ieee 1687IjtagLbistMbistMentor TestkompressPdlPerlPythonRomRubyScanScan CompressionSramSsnStaTapTclTetramaxVerilog
Yesterday
In-Office
Santa Clara, CA, USA
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
Implement and integrate DFT features including scan, JTAG, compression, ASST, and MBIST across ASIC IPs from RTL through tapeout. Own ATPG, test coverage analysis, gate-level simulation, and MBIST verification while developing DFx methodologies that integrate with front-end and physical design flows. Collaborate with design, physical design, verification, test, and manufacturing teams to optimize coverage, test cost, debug, yield learning, and silicon bring-up.
Top Skills: AsicAtpgDftDfxGate-Level SimulationJtagLow-Power Design FlowsMbistRisc-VRtlScan CompressionSocSynopsys VcsSynopsys VerdiSystemverilogUvmVerilog
4 Days Ago
In-Office
Santa Clara, CA, USA
182K-273K Annually
Senior level
182K-273K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Leads DFT architecture, implementation, validation, timing analysis, pattern generation, and post-silicon bring-up for complex mixed-signal SoCs. Defines and improves DFT methodologies and tools across multiple chip generations, while mentoring and guiding a team of DFT engineers. Requires deep experience with SCAN, MBIST, IP-DFT, STA, DFX, ASIC design flows, and industry-standard Cadence, Mentor, and Synopsys tools.
Top Skills: AsicC-ShellCadenceDesign CompilerDftDfxGenusIp-DftMbistMentorModusNcsimPerlPost-Silicon ValidationPythonScanSpyglassStaSynopsysTclTessentTmaxTsmc

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account