Ouster Logo

Ouster

FPGA Design Engineer

Posted 27 Days Ago
Be an Early Applicant
In-Office
San Francisco, CA, USA
134K-200K Annually
Junior
In-Office
San Francisco, CA, USA
134K-200K Annually
Junior
Develop and verify RTL for next-generation LiDAR FPGA systems, including simulation, testbench development, synthesis, timing closure, system integration, and real-time sensor optimization. Implement low-level logic for FPGA-based SoCs, support hardware debugging and board bring-up, participate in design reviews, and collaborate with firmware and software teams. The role is onsite in San Francisco.
The summary above was generated by AI

At Ouster, we build sensors and tools for engineers, roboticists, and researchers, so they can make the world safer and more efficient. We've transformed LIDAR from an analog device with thousands of components to an elegant digital device powered by one chip-scale laser array and one CMOS sensor. The result is a full range of high-resolution LIDAR sensors that deliver superior imaging at a dramatically lower price. Our advanced sensor hardware and vision algorithms are used in autonomous cars, drones and many other applications. If you’re motivated by solving big problems, we’re hiring key roles across the company and need your help!

As an FPGA Design Engineer on the firmware team, you will contribute directly to the RTL development, verification, and testing that powers our next-generation lidar systems. Working alongside a team of talented engineers, you will implement low-level logic, assist with system integration, and help optimize real-time sensor performance. This role spans core FPGA development, simulation, and software-hardware integration, offering a strong opportunity to build deep technical expertise in a fast-paced environment. In addition, you will work closely with the broader firmware team to collaborate on design reviews and align on technical execution. Strong communication and a desire to learn are required for our entire team! Come build lidar with us!

This is an onsite position based in our San Francisco, CA office. 

BASIC QUALIFICATIONS:
  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or equivalent.
  • 2+ years of experience in FPGA development including HDL code development, simulation, test bench development, synthesis, and timing closure.
  • High proficiency in SystemVerilog or Verilog
  • Proficiency in C or C++ programming languages.
  • Hands-on experience with FPGA toolchains for AMD Xilinx (Vivado) or Intel/Altera (Quartus).
  • Experience developing logic for FPGA-based SoC devices (such as Xilinx Zynq or Intel Arria) using bus interconnects like AXI.
  • Experience with version control tools such as Git using best practices.
BONUS QUALIFICATIONS:
  • Experience using lab tools (logic analyzers, oscilloscopes) for hardware debugging and board bring-up.
  • Experience with High-Level Synthesis (HLS) or Vitis tools.
  • Experience with DSP and algorithm development.
  • Experience with modern verification methodologies like UVM.
  • Experience in Linux environments with scripting in Python, TCL, or Bash.
  • Experience with industrial safety systems and Functional Safety development processes.

The base pay will be dependent on your skills, work experience, location, and qualifications. This role may also be eligible for equity & benefits. ($133,600-$200,00)

We acknowledge the confidence gap at Ouster. You do not need to meet all of these requirements to be the ideal candidate for this role.

Ouster is an Equal Employment Opportunity employer that pursues and hires a diverse workforce. Ouster does not make employment decisions on the basis of race, color, religion, ethnic or national origin, nationality, sex, gender, gender-identity, sexual orientation, disability, age, military status, or any other basis protected by local, state, or federal laws. Ouster also strives for a healthy and safe workplace, and prohibits harassment of any kind. Pursuant to the San Francisco Fair Chance Ordinance, Ouster considers qualified applicants with arrest and conviction records for employment. If you have a disability or special need that requires accommodation, please let us know.


 
HQ

Ouster San Francisco, California, USA Office

350 Treat Ave, San Francisco, CA, United States

Similar Jobs

4 Days Ago
Hybrid
97K-165K Annually
Senior level
97K-165K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Develop and use configurable, self-checking FPGA verification environments using SystemVerilog/UVM and/or VHDL. Create constrained-random test plans, reusable Verification IP, and coverage-driven test cases for electronic warfare signal-processing and control systems. Analyze metrics, improve verification methodologies, execute tasks across multiple projects, and collaborate with engineers and subject matter experts across U.S. locations.
Top Skills: AsicBitbucketC++CadenceDigital Signal ProcessingFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
4 Days Ago
In-Office
San Jose, CA, USA
133K-213K Annually
Senior level
133K-213K Annually
Senior level
Artificial Intelligence • Internet of Things • Machine Learning
Designs FPGA example solutions and technical assets using Quartus tools, supports customers by debugging and resolving design issues, evaluates product features, develops unit tests, and improves customer journeys. The role also creates training materials, AI skills, and agents to accelerate customer design workflows. Requires FPGA design, simulation, debugging, signal analysis, development board, and minimal software experience.
Top Skills: Ai ToolsBaremetalFpgaFpga Design SoftwareFpga Development BoardsGitPcieQuartusSignal Analysis ToolsSocThird-Party SimulatorsVisual Studio Code
4 Days Ago
In-Office or Remote
United States
131K-181K Annually
Senior level
131K-181K Annually
Senior level
Aerospace
Design and implement FPGA code for satellite digital payloads, including DSP algorithms, software-defined radio modulation and demodulation, and embedded processor interfaces. Develop custom IP, improve DSP and interface reliability, integrate vendor IP, and support communications architecture and spacecraft design studies. Participate across simulation, synthesis, place and route, timing closure, and hardware testing using Xilinx FPGAs and industry-standard HDL and simulation tools.
Top Skills: AvalonAxiBashCshDspFpgaJesd204BModelsimPcb DesignPciePythonQuartusQuesta SimRfsocRiviera-ProRtlSataSdrSystemverilogTclVerilogVhdlVivadoWishboneXilinx UltrascaleXilinx VersalXilinx Zynq

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account