Marvell Technology Logo

Marvell Technology

Hardware Applications Engineer

Posted 16 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
131K-196K Annually
Senior level
In-Office
Santa Clara, CA, USA
131K-196K Annually
Senior level
Develops and supports semiconductor hardware platforms by debugging Ethernet SerDes, MAC/PHY, PCIe, I2C, and MDIO interfaces. Responsibilities include customer design enablement, board bring-up, schematic and layout reviews, signal and power integrity analysis, PCB stackup recommendations, technical documentation, and cross-functional customer support. The role requires expertise in high-speed Ethernet, SI/PI, RF, thermal and crosstalk analysis, simulation tools, lab equipment, and scripting.
The summary above was generated by AI

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

Marvell innovates in Ethernet switching technology across a broad portfolio of segment-focused product families. Marvell switches power next-generation campus, industrial, 5G, cloud and AI networks.

What You Can Expect

The hardware application engineering position focuses on resolving customer issues on their HW/platform, customer design enablement, bring-up, and manufacture production. The candidate should have strong working knowledge of the major computer industry standards such as PCIe Express, Ethernet, and miscellaneous interface.
 

  • Debug L1 ethernet issues related to Serdes and MAC/PHY (analyze Signal Strength, Serdes Eye, Review & Tune SI parameters etc.).

  • Debug other interfaces on board such as PCIE, i2C, MDIO etc.

  • Perform Schematics and Layout reviews of the customer design / platform and provide feedback.

  • Interact with HW designers (board and ASIC) and write Hardware Design guidelines, Application Notes and publish Technical Bulletins.

  • Interface with board designers, ASIC /Serdes controller designers, program management, board vendors and component vendors to fully comprehend the board design parameters.

  • Generate PCB stack up recommendations that comprehend the full capabilities of industry available board fabrication materials and technologies.

  • Communicate effectively with customers considering both strategic and tactical aspects of the solution & work with internal cross-functional teams to deliver optimal solutions.

What We're Looking For

Basic Qualifications

  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 5-10 years of related professional experience.
  • Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3-5 years of experience.
  • Expertise in High Speed Ethernet Serdes interfaces : NRZ, PAM-4 100G.e in Ethernet Physical layer (Layer 1) - Serdes, MAC, PCS including debugging L1 issues for Interop.
  • Strong background in Signal Integrity, Power Integrity, Electromagnetics, Thermal, Multi-lane cross talk analysis and RF applications related to IC Package and PCB Design are required. 
  • Experience in using tools: HyperLynx, Ansoft SIWave and HFSS, ADS, Sigrity, PowerSI and PowerDC, Cadence Allegro, and Polar stack up.
  • Able to perform Schematics & Layout reviews effectively.
  • At least one of the following scripting languages: Python / Perl / Unix shell.
  • Must possess excellent written and verbal communication skills.  Be able to present and clearly articulate solutions to customers.
  • Previous experience of working as an Application Engineer or any equivalent Customer interacting role (i.e. ability to handle customers) is a must.

Preferred Qualifcations

  • Expertise in MATLAB and Python a plus.
  • Ability to handle Equipment: Servers (Windows / Linux), Scopes, Traffic generators (Ixia/Spirent/Xena), environmental chambers, Thermal Heads, Keysight VNA/TDR.
  • Ability to program High speed / optics modules and link up with various modules: LR, SR, ZR, ZR4, AECs etc.

Expected Base Pay Range (USD)

131,010 - 196,300, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

This role is eligible to participate in Marvell's bonus and equity plans, including a new hire equity grant and annual equity refreshers, ensuring you are rewarded for your contributions and remain invested in the company's long-term success.

Additional Compensation and Benefit Elements 

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-JS22
HQ

Marvell Technology Santa Clara, California, USA Office

5488 Marvell Ln, Santa Clara, CA, United States, 95054

Similar Jobs

Yesterday
In-Office
San Jose, CA, USA
101K-162K Annually
Mid level
101K-162K Annually
Mid level
Software • Semiconductor • Manufacturing
Provides hardware design support, technical guidance, board-level debugging, and laboratory validation for semiconductor solutions. Responsibilities include schematic and PCB layout reviews, component selection, board bring-up, functional testing, troubleshooting with lab equipment, board rework, electrical characterization, and creation of customer-facing technical documentation. The role collaborates with cross-functional engineering teams and supports enterprise, frontier lab, and hyperscaler customers.
Top Skills: Ai Coding Tools (ClaudeCodex)Dc-Dc Power ConvertersDigital MultimetersHigh-Speed Pcb Stack-UpImpedance ControlOscilloscopesPcb DesignPower Delivery NetworksPower SuppliesSerdesSignal Integrity
12 Days Ago
In-Office
120K-160K Annually
Junior
120K-160K Annually
Junior
Energy • Renewable Energy
Own application-specific testing and pilot deployment of solid state transformers for AI data centers, utility-scale battery storage, and photovoltaic plants. Responsibilities include power converter and battery system integration, lab and field testing, Python test automation, instrumentation, data analysis, communications testing, debugging, and collaboration with software and firmware teams to improve products.
Top Skills: Battery Energy Storage SystemsBmsCanDaq SystemsDasEmsInvertersLtspiceModbus TcpOscilloscopesPlecsPower AnalyzersPower ElectronicsPpcPythonRectifiersScadaSimscapeSolid State Transformers
20 Days Ago
In-Office
San Francisco, CA, USA
168K-220K Annually
Senior level
168K-220K Annually
Senior level
Energy
Serves as the technical bridge between BESS product design and deployment, construction, and service teams. Translates field feedback into design requirements, guides technical roadmap improvements, validates product installability and serviceability, and develops installation procedures, tooling, and equipment. Partners with engineering, EPC, and service teams to diagnose field issues and improve deployment and maintenance. This fully onsite San Francisco role requires approximately 25% travel to project sites and active construction locations.
Top Skills: Ac Electrical SystemsBessCadDc Electrical SystemsNecPv Systems

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account