Intel Logo

Intel

Intel Foundry Advanced Device Development Engineering Manager

Posted 2 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
225K-318K Annually
Expert/Leader
In-Office
Santa Clara, CA, USA
225K-318K Annually
Expert/Leader
Leads advanced device development for Intel Foundry semiconductor process technologies. Manages device engineers, directs experiments and electrical or physical data analysis, develops test structures, validates design rules, supports PDK delivery, and collaborates across integration, modeling, reliability, and foundry engineering teams. Uses statistical analysis, data mining, machine learning, and fab data to guide process development and ensure performance, yield, reliability, and high-volume manufacturing readiness.
The summary above was generated by AI
Job Details:

Job Description: 

About the Team

Logic Technology Development (LTD) develops and delivers Intel's leading-edge silicon process technologies for both Intel products and Intel Foundry customers. LTD is responsible for creating process technologies that meet targets for performance, power, area, yield, reliability, cost, and schedule while ensuring they can be successfully transferred into high-volume manufacturing.

 

About the Role

This position is in the Logic Technology Development (LTD) team working in one of the most advanced semiconductor cleanroom facilities in the world. You will be designing, executing, and analyzing experiments necessary to meet engineering specifications for their process.

The Advanced Device Development Engineering Manager is responsible for leading scientific research device group enabling the manufacture of innovative device architectures

 

Key Responsibilities:

  • Lead a team of device engineers to develop a high-volume capable process technology that meets performance, yield, and reliability requirements for both internal and foundry products. This includes both physical and electrical data analysis, as well as extensive interaction with other technology development teams (integration, module, design/modeling and reliability)
  • Set priorities of a team embedded in programs targeted for foundry offerings to get results across boundaries, ensure an inclusive work environment, develop employee careers and manage team performance.
  • Work closely with LTD core program integration and device organization to ensure the high-quality Process-Design Kit (PDK) is delivered to design enablement team. It includes extensive Silicon-to-Simulation (or model-hardware correlation) analysis/target projection, layout effect validation and electrical monitors to product parametric correlation.
  • Collaborate closely with LTD foundry technology engineering group to ensure the customer achieves leadership product performance and derives maximum value from Intel's advanced manufacturing technologies.
  • Define robust test structures and test programs to validate advanced design rules and reliably extract key device parameters.
  • Use Statistics, Data Mining, and other data analysis techniques to collect, explore, and extract insights from Electrical-test, yield, and fab data to define future development direction.

 

Required Skills and Experience

  • Experience in advanced node semiconductor industry in one or more of the following:
    • Semiconductor materials
    • Fabrication
    • Device physics
    • Electrical characterization of Semiconductor Devices (transistor, diode, etc.)

 

Preferred Skills and Experience

  • Advanced Transistor Device Structures and Device Physics.
  • Process monitoring Test structures design and layout experience.
  • Device and circuit simulation.
  • Statistical Process Control (SPC) or Design of Experiments (DOE) principles and engineering analysis tools.
  • Expertise in database structures, research methods, machine learning, analytics packages (i.e., JMP, MATLAB, Octave), scripting languages (i.e., JSL, Perl, TCL), or programming languages (i.e., Python, SQL, C/C++)
  • Expertise in agentic AI and orchestrated LLM workflows, machine learning, deep learning, Retrieval-Augmented Generation (RAG), knowledge engineering, and dataflow pipeline architectures.

Qualifications:
  • Degree in Electrical Engineering, Physics, Material Science, or scientific field of study directly related to Semiconductor.
  • Ph.D. with 10+ years of experience in advanced node semiconductor industry OR Masters with 15+ of experience.

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, Oregon, Hillsboro

Additional Locations:US, California, Folsom, US, California, San Diego, US, California, Santa Clara

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustThis role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $224,970.00-317,600.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
HQ

Intel Santa Clara, California, USA Office

Robert Noyce Building, Santa Clara, CA, United States, 95052

Intel Mountain View, California, USA Office

Mountain View, United States

Intel San Jose, California, USA Office

San Jose, United States

Intel Santa Clara, California, USA Office

2200 Mission College Blvd. , Santa Clara, CA, United States, 95054

Intel Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

48 Minutes Ago
Remote or Hybrid
2 Locations
173K-312K Annually
Senior level
173K-312K Annually
Senior level
Fintech • Payments • Software • Financial Services
Lead Sales Development across North America and the UK, owning top-of-funnel pipeline, regional alignment, performance reporting, upmarket expansion, cross-functional partnerships, talent development, and technology-enabled productivity. The role manages teams and managers, establishes scalable inbound and outbound motions, partners with Marketing, Sales, Finance, and Strategy, and drives revenue-focused planning, qualification, and conversion.
Top Skills: AIAnalyticsAutomationReporting Tools
54 Minutes Ago
Hybrid
San Mateo, CA, USA
220K-290K Annually
Senior level
220K-290K Annually
Senior level
Artificial Intelligence • Legal Tech
Leads and scales product marketing for a legal AI platform, owning positioning, narrative, launches, pricing, packaging, enablement, competitive strategy, customer research, market intelligence, and category leadership. Partners cross-functionally with Product, Sales, Customer Success, Finance, and Marketing to drive adoption, revenue, expansion, and win rates. Builds the product marketing team and operating systems while combining strategic leadership with hands-on execution.
Top Skills: Artificial IntelligenceSaaS
2 Hours Ago
In-Office
137K-239K Annually
Senior level
137K-239K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Leads flight dynamics architecture, requirements, design, integration, and mission systems engineering for space programs. Develops and evaluates astrodynamics and guidance, navigation, and control solutions; supports space operations, ground architecture, technical roadmaps, risk mitigation, and technology demonstrations. The role requires onsite work, an active U.S. Top Secret clearance, U.S. citizenship, and at least nine years of related experience.
Top Skills: AstrodynamicsConfiguration Management ToolsGuidance Navigation And Control (Gnc)Model-Based Systems Engineering (Mbse)Orbital Analysis SoftwarePythonScaled Agile Framework (Safe)Systems Engineering ToolsetsTcl/Tk

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account