Intel Logo

Intel

IP Design Verification Engineer

Posted An Hour Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
106K-149K Annually
Junior
In-Office
Santa Clara, CA, USA
106K-149K Annually
Junior
Develop and execute verification strategies and test plans for IP designs. Debug and resolve design issues, collaborate with architecture, design, and validation teams, document test results, and automate verification processes to improve quality and efficiency.
The summary above was generated by AI
Job Details:

Job Description: 

As an IP Design Verification Engineer, you will be responsible for ensuring the quality and functionality of critical IP designs through rigorous verification processes. Using industry-standard tools and methodologies, you will create and execute test plans, identify and resolve bugs, and contribute to delivering robust IP solutions. Your work will directly support the development of innovative technologies that power Intel's products and strengthen their position in the market.


Business group

The Data Center Group (DCG) focuses on developing advanced technologies that accelerate data processing and storage solutions for diverse industries. This group drives innovation in hardware and software, delivering cutting-edge products to serve growing market demands. As part of DCG, you will collaborate with teams working to redefine the capabilities of data center infrastructure, supporting Intel's mission to enable a smarter, connected world.


Key Responsibilities

  • Develop and implement test plans and verification strategies for IP designs using industry-standard tools and methodologies.
  • Identify, debug, and resolve design and verification issues to ensure robust functionality and quality.
  • Collaborate closely with cross-functional teams, including design, architecture, and validation teams, to identify and address potential challenges.
  • Generate comprehensive documentation for verification processes, test results, and design improvements.
  • Continuously improve verification efficiency through automation and innovative practices.

Qualifications:

This is an entry level position. You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum qualifications and are considered a plus factor in identifying top candidates. This position is not eligible for Intel immigration sponsorship


Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.


Minimum Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field with +1 year of hands-on experience.
  • +6 months of experience in:
    • Hardware description languages such as Verilog or VHDL.
    • Hands-on experience with verification tools like SystemVerilog, UVM, or similar environments. -
    • Digital design principles and computer architecture.

Preferred Qualifications

  • Familiarity with scripting languages such as Python or Perl for automation purposes.
  • Strong analytical thinking and problem-solving skills to debug complex issues.
  • Familiarity with AI tools such as Claude, Copilot, Codex, etc.

Join us in driving innovation and shaping the future of data center technologies. Together, we can make a lasting impact on the world of computing.

          

Job Type:College Grad

Shift:Shift 1 (United States of America)

Primary Location: US, California, Santa Clara

Additional Locations:US, Massachusetts, Beaver Brook

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $105,650.00-149,150.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
HQ

Intel Santa Clara, California, USA Office

Robert Noyce Building, Santa Clara, CA, United States, 95052

Intel Mountain View, California, USA Office

Mountain View, United States

Intel San Jose, California, USA Office

San Jose, United States

Intel Santa Clara, California, USA Office

2200 Mission College Blvd. , Santa Clara, CA, United States, 95054

Intel Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

An Hour Ago
In-Office
Santa Clara, CA, USA
106K-149K Annually
Entry level
106K-149K Annually
Entry level
Artificial Intelligence • Cloud • Information Technology • Software
Develops and executes verification plans for complex IP blocks, builds verification environments, runs functional and performance tests, debugs design failures, and collaborates with architecture, design, and validation teams. Produces verification reports and documentation to support project milestones and ensure product functionality, quality, and reliability.
Top Skills: ModelsimPerlPythonSystemverilogUvmVcsVerilog
24 Days Ago
In-Office
Mountain View, CA, USA
120K-261K Annually
Senior level
120K-261K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Leads pre-silicon verification for complex chip IP, subsystems, and blocks. Develops UVM-based environments, test plans, simulations, random stimulus, coverage strategies, checkers, and debugging workflows. Drives verification closure across product cycles, improves methodologies and tools, applies generative AI, and mentors engineers. The role requires collaboration with design teams and expertise in protocols such as CHI, AMBA, AXI, PCIe, and CXL.
Top Skills: AmbaAxiChiCxlGenerative AiPciePythonSystemverilogUvm
One Month Ago
In-Office
San Jose, CA, USA
207K-230K Annually
Senior level
207K-230K Annually
Senior level
Big Data • Information Technology
Own functional verification of high-speed SerDes and PHY IP for AI connectivity platforms. Architect UVM environments, define coverage and sign-off strategies, develop SystemVerilog testbenches, verify equalization, CDR, training, and link bring-up, and drive coverage closure through tape-out. Collaborate with analog, digital, SoC, firmware, post-silicon, and customer teams on AMS co-simulation, RNM, emulation, and protocol compliance. Mentor junior engineers and lead verification methodology and IP reuse improvements.
Top Skills: Analog/Mixed-Signal Co-SimulationCxlEmulationEthernetGate-Level SimulationPalladiumPciePerlPythonReal Number Modeling (Rnm)SystemverilogUalinkUcieUvmVeloceZebu

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account