Intel Logo

Intel

Memory Design Engineer

Posted 5 Days Ago
Be an Early Applicant
In-Office
Austin, TX
91K-173K Annually
Entry level
In-Office
Austin, TX
91K-173K Annually
Entry level
Design and deliver high-density and high-performance SRAM memory compilers. Responsibilities include SRAM architecture, circuit design, validation, characterization, design-flow and methodology development, and collaboration on process and physical layout optimization. The role also involves customer interaction, problem solving, and developing energy-efficient memory solutions resilient to process variations.
The summary above was generated by AI
Job Details:

Job Description: 

Intel's Corporate Memory Organization (CMO) within Design Technology Platform (DTP) drives development of Memory Compilers on Intel's leading-edge process technologies.  The organization is responsible for architecting, designing and delivering high-performance and energy-efficient embedded memory IP that maximize silicon performance, optimize density, and maximize manufacturing yield across Intel Products and Intel Foundry platforms.


As a Circuit Design Engineer in CMO, you will be responsible for architecting, designing, and delivering SRAM compilers across high-density (HD) and high-performance (HP) profiles.  You will also collaborate with Intel’s Technology Development (TD) group on Design and Technology Co-Optimization (DTCO) to co-define the silicon process and physical layout rules.

 

Responsibilities of the role include but are not limited to:

  • Provide industry competitive SRAM design solutions to meet challenging memory design specs for various product segments.
  • Design, validation, and characterization of Memory Compilers.
  • Memory Compiler Design Flow and Methodology development.

Behavioral skills/traits as follow:

  • Interfacing with customers.
  • Logical thinking, analytical and problem-solving skills.
  • Verbal/written communication skills.
  • Interpersonal skills.
  • Multitasking/prioritization skills.

This is an entry level position, and compensation will be given accordingly.

Qualifications:

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the requirements and are considered a plus factor in identifying top candidates. Experience or coursework listed below would be obtained through a combination of your schoolwork and/or classes and/or research and/or relevant previous job and/or internship experiences.

This position is not eligible for Intel immigration sponsorship.

Minimum Qualifications:

  • Candidate must have a MS degree with 6+ months of experience in Electrical Engineering or Computer Engineering or related field.
  • 6+ months of experience in the following:
    Scripting (Perl or tcl or Python, etc.)
  • Experience with SRAM operations
  • Transistor level operation (VLSI course work), design challenges under process variations and low power circuit technique.

          

Job Type:College Grad

Shift:Shift 1 (United States of America)

Primary Location: US, Texas, Austin

Additional Locations:

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $91,150.00-172,860.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
HQ

Intel Santa Clara, California, USA Office

Robert Noyce Building, Santa Clara, CA, United States, 95052

Intel Mountain View, California, USA Office

Mountain View, United States

Intel San Jose, California, USA Office

San Jose, United States

Intel Santa Clara, California, USA Office

2200 Mission College Blvd. , Santa Clara, CA, United States, 95054

Intel Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

10 Days Ago
Hybrid
250K-338K Annually
Entry level
250K-338K Annually
Entry level
Artificial Intelligence • Internet of Things • Semiconductor
Develop and maintain SystemVerilog/UVM verification environments for Memory Controller IP. Create verification plans, tests, assertions, coverage models, and scoreboards for LPDDR and DDR technologies. Analyze regressions, simulations, waveforms, and logs to debug RTL, testbench, and protocol issues. Collaborate with architects, RTL designers, and verification teams to achieve coverage closure and sign-off, while improving automation and verification workflows.
Top Skills: AceAmbaAxiChiDdrDfiLpddrSiemens QuestaSynopsys VcsSystemverilogUvm
3 Days Ago
In-Office
Santa Clara, CA, USA
106K-200K Annually
Mid level
106K-200K Annually
Mid level
Artificial Intelligence • Cloud • Information Technology • Software
Design and optimize advanced embedded memory technology, including bitcells, array architectures, peripheral circuits, memory libraries, and custom memory IP. The role drives power, performance, and area optimization through design-technology co-optimization, supports PDK enablement, and validates designs through simulation, layout, verification, and test-chip execution using advanced CMOS process technologies.
Top Skills: Cadence VirtuosoCmosEda ToolsPdkRegister FilesRomSramSynopsys HspiceSynopsys Starrc
18 Days Ago
In-Office
Senior level
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Designs, simulates, and optimizes digital, analog, and DRAM memory circuits for advanced HBM products. Responsibilities include CMOS circuit design, floorplanning, layout leadership, simulation using FINESIM, HSPICE, and Verilog, tape-out validation, silicon correlation, documentation, and cross-functional technical leadership across engineering, manufacturing, test, and marketing teams.
Top Skills: Analog Circuit DesignCadence VirtuosoCmosDigital Circuit DesignDramFinesimHbmHspiceVerilogVlsi

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account