Intel Logo

Intel

PERC ESD EDA Engineer

Posted 2 Hours Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
111K-211K Annually
Junior
In-Office
Santa Clara, CA, USA
111K-211K Annually
Junior
Develop and maintain ESD/LU PERC rule decks and reliability methodologies for advanced process technologies. Collaborate with design, reliability, CAD teams and EDA vendors to define tool features, build and run test cases, debug rules, and drive QA automation and cross-team solutions for ESD/LU verification and signoff.
The summary above was generated by AI
Job Details:

Job Description: 

Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone. Want to learn more? Visit our YouTube Channel or the link below.

Life at Intel

This position is within the Design Technology Platform (DTP) organization. At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the marketplace. The PERC ESD development team within this organization is looking for individuals who will be responsible to develop PERC ESD rule decks for latest Intel technologies. Your work will directly enable design teams to get to market faster with leadership products on cutting edge technologies. As part of the DTP/Process Design Kit (PDK) group, you will join a highly motivated team of top-notch engineers solving challenging technical problems enabling PDKs for Intel's most advanced process technologies and drive PDKs towards industry standard methods and ease of use for the end customers.
Responsibilities:

  • Develop ESD/LU rule decks aligned with the ESD Design Rule Manual (DRM) and reliability requirements.

  • Create and maintain reliability ESD and LU design rule methodologies and specifications.

  • Collaborate with internal design, reliability, and CAD teams as well as external EDA vendors to define and implement new tool features and requirements.

  • Build and execute test cases for rule debugging, validation, and signoff.

  • Define QA requirements and drive related automation to improve robustness and efficiency of rule checks.

  • Lead innovation initiatives to enhance existing ESD/LU verification automation, tools, and methodologies.

  • Identify and analyze ESD/LU design problems, define root causes, and drive practical solutions across teams.

Qualifications:
Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are a plus factor in identifying top candidates.
Experience listed below would be obtained through a combination of your schoolwork/classes/research and/or relevant previous job and/or internship experiences

Minimum Qualification

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or other relevant STEM degree.

  • 1+ years of relevant industry experience in physical design verification (reliability, device physics, process technology, and design rules, extraction or related domains).

  • 1+ years' experience with ESD PERC rule decks/runset development and debugging (or equivalent reliability/DRC tools).

  • 1+ years' experience in scripting (e.g., Python, Tcl, Perl, or similar) for QA and flow automation.

Preferred Requirements:

  • Creative, independent, and "out of the box" thinker with strong analytical and problem-solving abilities.

  • Strong knowledge of ESD/LU PreSi models (HBM, CDM), I/O design, and related methodologies.

  • Strong attention to detail and excellent organization skills.

  • Ability to connect the dots across domains and propose cross disciplinary optimal solutions.

  • Self-drive with strong leadership skills; able to influence and align internal and external stakeholders.

  • Excellent written and verbal communication skills; able to present complex technical concepts clearly and concisely.

  • Proven success working with cross functional and cross site teams, with the ability to influence multiple internal and external partners.

  • Demonstrated ability to work in a fast paced, team-oriented environment and drive issues to closure.

  • Proven ability to work effectively in a dynamic, team-oriented environment.

  • Experience driving cross functional and industrywide initiatives or task forces.

Benefits at Intel

Our total rewards package goes above and beyond just a paycheck. Whether you're looking to build your career, improve your health, or protect your wealth, we offer generous benefits to help you achieve your goals. Go to Intel Benefits | Intel Careers for details of benefits available to you. Intel reserves the right to modify, change or discontinue benefit plans at any time in its sole discretion.

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, Oregon, Hillsboro

Additional Locations:US, Arizona, Phoenix, US, California, Santa Clara, US, Texas, Austin

Business group:Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth.

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $111,030.00-211,200.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
HQ

Intel Santa Clara, California, USA Office

Robert Noyce Building, Santa Clara, CA, United States, 95052

Intel Santa Clara, California, USA Office

2200 Mission College Blvd. , Santa Clara, CA, United States, 95054

Similar Jobs

20 Minutes Ago
Remote or Hybrid
6 Locations
124K-280K Annually
Senior level
124K-280K Annually
Senior level
Artificial Intelligence • Professional Services • Business Intelligence • Consulting • Cybersecurity • Generative AI
The Senior Manager in Quality Engineering at PwC manages quality assurance efforts, leads projects, interacts with clients, and mentors teams to maintain high software quality standards.
Top Skills: AgilePerformance Test EngineeringQuality AssuranceTest Automation
25 Minutes Ago
Remote or Hybrid
United States
69K-107K Annually
Mid level
69K-107K Annually
Mid level
Automotive • Big Data • Information Technology • Robotics • Software • Transportation • Manufacturing
Field Service Engineers provide technical support for GM vehicles, focusing on diagnostics, repair, and relationship management with dealerships while ensuring customer satisfaction and minimizing vehicle repurchase issues.
Top Skills: Data Bus Diagnostic ToolsExcelGm Essential Service ToolsMs Office (WordOutlook)Pico ScopePowerPoint
25 Minutes Ago
Remote or Hybrid
United States
Senior level
Senior level
Automotive • Big Data • Information Technology • Robotics • Software • Transportation • Manufacturing
Develop and productionize safety and performance metrics for autonomous driving by analyzing large-scale vehicle, simulation, and external data. Build scalable data pipelines, interactive visualizations, and analytics infrastructure to support safety assessment, monitoring, investigations, and stakeholder decision-making. Apply engineering judgment, signal processing, and statistics to derive analysis-ready features and evidence for launch readiness.
Top Skills: Ci/CdContainerizationDashDockerGitJenkinsJIRAKubernetesNumpyPandasPlotlyPoetryPower BIPythonServerlessShinySQLTableauTerraform

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account