Tenstorrent Inc. Logo

Tenstorrent Inc.

Physical Design Engineer, Timing

Posted One Month Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
100K-500K Annually
Senior level
In-Office
Santa Clara, CA, USA
100K-500K Annually
Senior level
Drive static timing analysis and timing convergence for multi-million-gate semiconductor designs on advanced process nodes. Develop constraints, timing models, closure strategies, ECOs, and automation flows; analyze violations across process corners and coordinate with Design and DFT teams through final signoff and tapeout.
The summary above was generated by AI

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

Tenstorrent is looking for a mid- to senior-level Physical Design Engineer with a strong background in static timing analysis (STA). In this role, you will help converge multi-million-gate designs on advanced process nodes and partner with cross-functional teams through final signoff and tapeout.

This role is hybrid, based out of Austin, TX, Fort Collins, CO, or Santa Clara, CA.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

 

Who You Are

  • A physical design engineer with 8+ years of experience in STA, timing closure, and advanced-node design implementation.
  • Experienced with timing flows, constraints, clocking, CDC, RDC, derates, uncertainties, guardbanding, and final signoff.
  • Skilled in writing and debugging SDC constraints, creating ECOs, developing closure strategies, and analyzing worst-case corners.
  • A strong collaborator and communicator who can drive results across distributed, cross-functional engineering teams.

What We Need

  • Drive timing convergence across blocks, partitions, sections, and top-level designs; generate and validate timing models and publish results.
  • Analyze timing violations, develop and propagate fixes, debug timing-flow issues, and keep execution progressing through tapeout.
  • Develop and validate bottom-up constraints while partnering with Design and DFT teams on methodology updates and closure requirements.
  • Use Python, Perl, and Tcl for automation and flow development; experience with SPICE, PNR, placement, CTS, routing, post-route optimization, DFT, or AI-based automation is a plus.

What You Will Learn

  • How to develop scalable timing models, constraints, and closure strategies across multiple levels of design hierarchy.
  • How clocking, guardbanding, derates, uncertainties, CDC, RDC, and process corners influence timing convergence.
  • How timing, physical design, Design, and DFT methodologies come together to deliver successful tapeouts.
  • How to improve implementation and signoff workflows through scripting, automation, flow development, and emerging AI-enabled solutions.

 

Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

This position requires access to technology that requires a U.S. export license for persons whose most recent country of citizenship or permanent residence is a U.S. EAR Country Groups D:1, E1, or E2 country. 

This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology.  Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2).   These requirements apply to persons located in the U.S. and all countries outside the U.S.  As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency.  If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.

Tenstorrent Inc. Santa Clara, California, USA Office

Santa Clara, California, United States

Similar Jobs

14 Days Ago
In-Office
Mid level
Mid level
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Own end-to-end static timing analysis and timing constraints for advanced-node SoCs, from synthesis through final signoff. Responsibilities include constraint validation, timing correlation, path debugging, timing closure, automated and manual ECO generation, and collaboration with frontend, IP, DFT, implementation, and full-chip STA teams. The role also contributes to methodology improvements, post-silicon bring-up, yield improvement, and production ramp activities.
Top Skills: Advanced Semiconductor NodesAsicPerlPythonSocStatic Timing AnalysisSynopsys Sta ToolsTclTiming Eco
23 Days Ago
In-Office
Mid level
Mid level
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Owns end-to-end static timing analysis and timing constraints for advanced-node SoCs, from synthesis through final signoff. Responsibilities include timing correlation, path debugging, timing closure, automated and manual ECO generation, constraint validation, and collaboration with frontend, IP, DFT, implementation, and full-chip STA teams. The role also supports methodology improvements, post-silicon bring-up, yield improvement, and production ramp activities.
Top Skills: Advanced Semiconductor NodesAsicDftPerlPythonSocStatic Timing AnalysisSynopsys Sta ToolsSynthesisTclTiming Eco
23 Days Ago
In-Office
Mid level
Mid level
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Own end-to-end SoC timing constraints and static timing analysis from synthesis through signoff. Responsibilities include timing correlation, path debugging, timing closure, automated and manual ECO generation, constraint validation, and collaboration with frontend, IP, DFT, implementation, and full-chip STA teams. The role also supports methodology improvements, post-silicon bring-up, yield improvement, and production ramp activities for advanced-node semiconductor products.
Top Skills: Advanced-Node Semiconductor DesignAsicPerlPythonSocStatic Timing AnalysisSynopsys Sta ToolsTclTiming Eco

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account