Broadcom Logo

Broadcom

Physical Design Engineer

Posted 16 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
129K-207K Annually
Expert/Leader
In-Office
San Jose, CA, USA
129K-207K Annually
Expert/Leader
Executes the full physical IC design cycle from RTL through silicon tape-out, including synthesis, physical verification, timing closure, EM/IR analysis, place and route, clock tree synthesis, floorplanning, layout, and methodology development. Collaborates with RTL design engineers and applies TCL/Perl scripting and EDA tools. This is an in-person role in Colorado Springs, Colorado.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom is searching for a Physical IC Design Engineer to join the Data Center Solutions Group at our main campus in Colorado Springs, Colorado. This position involves working with the latest technology to continue driving next generation AI/ML ecosystems through our PCIe Switch Products – and managing mega datacenters, while leading world class performance, through our Enterprise Storage Products. More specifically, this position will require in-depth knowledge and expertise in all Physical Design aspects of taking RTL to silicon tape-out.

Responsibilities include, but are not limited to the following:

  • Execution of Physical Design, Synthesis, Physical Verification, and Timing Closure

  • Setup and Synthesizing RTL

  • Timing closure through various methods and strategies; preferable in-depth experience in top-level STA

  • EM/IR Analysis

  • Place and Route

  • Clock Tree Synthesis; experience with custom clock trees, insertion reduction and skew balancing techniques

  • Floor-planning and Layout; preferable in-depth experience in top-level floorplanning

  • Flow and Methodology Development

  • Collaborating with IC Design RTL Engineers

  • Must work in person at our Colorado Springs site - no remote work allowed.

Required attributes:

  • TCL/PERL Scripting

  • Proficiency in related EDA Tools

  • Full physical design cycle experience: RTL to Tape-out

  • Excellent verbal and written communication skills

Education and Experience Requirements:

  • Minimum: Bachelor’s degree required in Electrical Engineering or Electronics Engineering

  • 12+ Years of relevant experience


Compensation and Benefits


The annual base salary range for this position is USD 129,400.00 To USD 207,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom Palo Alto, California, USA Office

Palo Alto, CA, United States

Broadcom Richmond, California, USA Office

13711 International Pl Unit 200, Richmond, British Columbia, V6V 2Z8, Canada, Richmond, Canada, V6V 2Z8

Broadcom San Francisco, California, USA Office

San Francisco, United States, 0

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Broadcom Santa Clara, California, USA Office

Santa Clara, United States, 0

Broadcom Sunnyvale, California, USA Office

190 Mathilda Pl, Sunnyvale, California, 94086-6076, United States, Sunnyvale, United States, 94086-6076

Similar Jobs

2 Days Ago
In-Office
Palo Alto, CA, USA
135K-210K Annually
Junior
135K-210K Annually
Junior
Aerospace • Other
Perform ASIC physical design from synthesis through RTL2GDSII implementation and signoff, including floorplanning, power-grid generation, place and route, timing, noise, physical verification, electromigration, voltage-drop, and logic-equivalency checks. Develop automation scripts, resolve timing and congestion issues, support architectural tradeoffs, and collaborate with ASIC design, systems, firmware, validation, and product engineering teams.
Top Skills: BashCmosCshDftEda ToolsFinfetLbistMakefileMbistPerlPythonRtl2GdsiiScanStatic Timing Analysis (Sta)Tcl
2 Days Ago
In-Office
125K-195K Annually
Junior
125K-195K Annually
Junior
Aerospace • Other
Develops next-generation ASICs for SpaceX Starlink systems. Responsibilities include synthesis, floorplanning, power-grid generation, place and route, timing, noise, physical verification, electromigration, voltage-drop analysis, logic equivalency, and signoff closure. The engineer also develops physical-design automation, resolves timing and congestion issues, and collaborates with ASIC teams on architecture, power, area, and timing tradeoffs.
Top Skills: AsicBashCmosCshDftEda ToolsElectromigration AnalysisFinfetLbistMakefileMbistPerlPhysical VerificationPythonRtl2GdsiiScanStatic Timing AnalysisTclVoltage Drop Analysis
3 Days Ago
In-Office
Santa Clara, CA, USA
100K-500K Annually
Expert/Leader
100K-500K Annually
Expert/Leader
Hardware • Manufacturing
Defines and leads physical design methodology, automation, and signoff infrastructure for high-performance CPU cores across advanced process nodes. Owns RTL-to-GDS flows spanning synthesis, floorplanning, power planning, place and route, timing, signal integrity, EM/IR, extraction, and physical verification. Drives scalable automation, quality metrics, dashboards, and AI/ML-enabled tooling while partnering across architecture, RTL, CAD, DFT, data, program, and EDA teams.
Top Skills: Ai/MlAsicClock-Tree SynthesisEdaEm/Ir AnalysisPerlPhysical VerificationPlace And RoutePythonRisc-VRtl-To-GdsSignal IntegritySocStatic Timing AnalysisSynthesisTcl

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account