OpenAI Logo

OpenAI

Physical Design Engineer

Posted One Month Ago
Be an Early Applicant
In-Office
San Francisco, CA, USA
225K-485K Annually
Mid level
In-Office
San Francisco, CA, USA
225K-485K Annually
Mid level
Develop and own physical design tools, flows, and methodologies for AI accelerator silicon. Lead block implementation from floorplanning through final signoff, collaborating with RTL designers, EDA vendors, and ASIC partners. Optimize timing, power, and area while driving PPA convergence and improving execution quality. The role requires expertise in physical design, methodology development, coding, RTL, microarchitecture, physical verification, timing closure, and industry-standard synthesis and implementation tools.
The summary above was generated by AI

About the Team
OpenAI’s Hardware organization develops AI-native silicon and system-level solutions for the unique demands of advanced AI workloads. Building on efforts like Jalapeño, the team is developing future generations of AI-native silicon and tightly integrated systems to power the next generation of frontier models. By co-designing chips, systems, tools, and methodologies, the team helps deliver faster, more efficient, and production-ready hardware for OpenAI’s supercomputing platform.

About the Role
We are seeking a highly skilled Physical Design Engineer with deep expertise in physical design and methodology. This individual contributor role sits within our physical design team and is central to delivering power, performance, and area (PPA) optimized datapath and interconnect solutions for next-generation AI accelerators.

You’ll work closely with RTL designers to define and execute on physical design strategies. You will develop tools, flows and methodologies to increase team productivity. Your work will directly impact silicon’s performance and cost efficiency, as well as the team’s execution velocity and quality.

In this role, you will:

  • Develop, build and own tools, flows and methodologies for physical implementation

  • Own physical implementation of floorplan blocks from floorplanning to final signoff

  • Collaborate with RTL designers to drive optimal block implementation solutions

  • Analyze and optimize design for timing, power, and area trade-offs, working in collaboration with EDA vendors and ASIC partners

Qualifications:

  • BS w/ 4+ or MS with 2+ years or PhD with 0-1 year(s) of relevant industry experience in physical design and methodology development

  • Demonstrated success in taping out complex silicon designs

  • Hands-on experience with block physical implementation and PPA convergence

  • Strong coding experience with python, bazel, TCL

  • Strong experience building physical design tools, flows and methodologies

  • Strong understanding of microarchitecture, RTL design, physical design, circuit design, physical verification and timing closure.

  • Deep familiarity with industry-standard tools and flows for physical synthesis, PNR, LEC and power estimation

Bonus:

  • Experience with AI or HPC-focused chips

  • Experience with optimizing PPA for high performance compute cores

  • Hands-on experience with top-level design methodologies

To comply with U.S. export control laws and regulations, candidates for this role may need to meet certain legal status requirements as provided in those laws and regulations.

About OpenAI

OpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. We push the boundaries of the capabilities of AI systems and seek to safely deploy them to the world through our products. AI is an extremely powerful tool that must be created with safety and human needs at its core, and to achieve our mission, we must encompass and value the many different perspectives, voices, and experiences that form the full spectrum of humanity. 

We are an equal opportunity employer, and we do not discriminate on the basis of race, religion, color, national origin, sex, sexual orientation, age, veteran status, disability, genetic information, or other applicable legally protected characteristic.

For additional information, please see OpenAI’s Affirmative Action and Equal Employment Opportunity Policy Statement.

Background checks for applicants will be administered in accordance with applicable law, and qualified applicants with arrest or conviction records will be considered for employment consistent with those laws, including the San Francisco Fair Chance Ordinance, the Los Angeles County Fair Chance Ordinance for Employers, and the California Fair Chance Act, for US-based candidates. For unincorporated Los Angeles County workers: we reasonably believe that criminal history may have a direct, adverse and negative relationship with the following job duties, potentially resulting in the withdrawal of a conditional offer of employment: protect computer hardware entrusted to you from theft, loss or damage; return all computer hardware in your possession (including the data contained therein) upon termination of employment or end of assignment; and maintain the confidentiality of proprietary, confidential, and non-public information. In addition, job duties require access to secure and protected information technology systems and related data security obligations.

To notify OpenAI that you believe this job posting is non-compliant, please submit a report through this form. No response will be provided to inquiries unrelated to job posting compliance.

We are committed to providing reasonable accommodations to applicants with disabilities, and requests can be made via this link.

OpenAI Global Applicant Privacy Policy

At OpenAI, we believe artificial intelligence has the potential to help people solve immense global challenges, and we want the upside of AI to be widely shared. Join us in shaping the future of technology.

HQ

OpenAI San Francisco, California, USA Office

San Francisco, CA, United States

Similar Jobs

4 Days Ago
In-Office
103K-210K Annually
Mid level
103K-210K Annually
Mid level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Implement advanced HBM SoC logic and base-die designs from netlist to GDSII. Responsibilities include floorplanning, placement, clock-tree synthesis, routing, timing closure, IP integration, physical signoff, power integrity, DFT coordination, tape-out execution, post-silicon analysis, and workflow automation. The engineer collaborates with RTL, verification, packaging, manufacturing, and other cross-functional teams while improving PPA and enabling AI-driven design workflows.
Top Skills: Ai-Enabled WorkflowsCadence InnovusCadence TempusCpfDftDrcEdaErcGdsiiLvsMbistMmmcSdcSiemens CalibreStaSynopsys Icc2Synopsys PrimetimeUpf
2 Days Ago
In-Office
San Jose, CA, USA
144K-230K Annually
Expert/Leader
144K-230K Annually
Expert/Leader
Software • Semiconductor • Manufacturing
Own full-chip static timing sign-off and closure for advanced ASICs across PVT corners, functional and test modes. Develop SDC constraints, manage MMMC and OCV analysis, triage timing violations, drive ECOs, and collaborate with RTL, physical design, and DFT teams to optimize PPA. Apply Tcl, Python, Perl, Shell, AI/ML automation, and data-mining workflows to reduce runtime, improve infrastructure efficiency, and support timing closure at leading-edge process nodes.
Top Skills: 2.5D/3D ChipletsAi/MlAsicCowosDftEdaHbm3/4Ir-DropMmmcOcvPerlPrimetimePythonRtlSdcShellSignal Integrity (Si)Static Timing Analysis (Sta)TclTempus
2 Days Ago
In-Office
San Jose, CA, USA
144K-230K Annually
Expert/Leader
144K-230K Annually
Expert/Leader
Software • Semiconductor • Manufacturing
Performs ASIC and SoC physical design implementation, including floor planning, partitioning, placement, clock tree synthesis, routing, timing analysis and closure, physical verification, equivalence checks, power optimization, and ECO implementation. Drives design tools and methodologies to meet PPA targets and Broadcom tapeout quality standards. Requires extensive block- and SoC-level implementation experience and collaboration in global engineering teams.
Top Skills: 7Nm Process TechnologyAsicCaliberClock Tree SynthesisDrcEco ImplementationFormal VerificationIcc2InnovusLecLvsPlace And RoutePrimetimeSocStatic Timing Analysis (Sta)

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account