Neurophos Logo

Neurophos

Physical Design / Implementation Lead

Posted One Month Ago
Be an Early Applicant
In-Office
Sunnyvale, CA, USA
225K-300K Annually
Expert/Leader
In-Office
Sunnyvale, CA, USA
225K-300K Annually
Expert/Leader
Lead end-to-end physical design and SoC implementation from synthesis through tapeout on advanced process nodes. Build and automate synthesis, timing closure, power, clock, physical verification, and IP/library management flows. Integrate analog and mixed-signal components, support new process technologies, and collaborate with RTL, DV, and analog teams. Build, hire, and manage a multi-site physical design organization delivering optimized GDSII implementations for complex SoCs.
The summary above was generated by AI
About Neurophos

The demand for new data centers and AI compute is rapidly outpacing the planet's energy capacity. Digital solutions are hitting a power wall as we approach the physical limits of traditional silicon. Conquering this bottleneck means rethinking the fundamental architecture of inference compute. The industry's current path can't meet the need, so we're taking a different approach.

Instead of traditional electronic circuits, we use silicon photonics and an active, programmable metasurface to perform matrix multiplications at the speed of light. Our optical cells are 10,000x smaller than traditional photonic components, enabling unprecedented density. By using photonics instead of electricity, our chips become more efficient as they scale. This architecture will deliver up to 100 times the energy efficiency of existing solutions while significantly improving performance for large-scale AI inference.

We’ve assembled a world-class team of industry veterans and recently raised a $110M Series A led by Gates Frontier. Participants include M12 (Microsoft’s Venture Fund), Carbon Direct Capital, Aramco Ventures, Bosch Ventures, Tectonic Ventures, Space Capital, and others.

Join us and shape the future of computing!


Position Overview

We're hiring the first permanent Physical Design / Implementation Lead for the digital design team. This is a build role: you'll be responsible for all aspects of the SoC implementation process. Responsibilities include building and managing a multi-site team to deliver optimized GDSII implementations on subsystem and SoC levels across a variety of planar, FinFet and GAA technologies. You will define how we take designs from RTL to tapeout on leading-edge nodes, and grow the team under you. You'll be one of three discipline leads, alongside RTL and DV, who together own how digital chips get built at Neurophos.

Location

Austin, TX or San Jose, CA. Full-time onsite position.

Key Responsibilities
  • Own physical design and implementation end-to-end, from synthesis through tapeout, on leading-edge process nodes (TSMC N3 strongly preferred; deep FinFET-class experience, 7nm–3nm, required).

  • Optimize and automate our synthesis flow, and lead the intake of new process technology as we bring on new nodes.

  • Optimize and automate the timing closure process at the block and subsystem level

  • Design and optimization of power and clock architecture distribution networks.

  • Own the integration of analog/mixed-signal components into the digital implementation flow, building the process and working relationship between analog and digital teams.

  • Own physical verification and IP/library management for the digital design org.

  • Build and lead a physical design team: hire, ramp, and manage the engineers under you as the group scales.

  • Work closely with the RTL/DV, Analog and other team leads on cross-functional flow and schedule decisions.

Qualifications
  • Track record leading physical design / implementation on large, complex SoCs through tapeout: as a back-end lead on a large SoC, or an equivalent composite of synthesis, timing closure, power, and physical-verification ownership at a senior level.

  • Hands-on experience on advanced nodes; TSMC N3 strongly preferred, FinFET-class node experience (7nm–3nm) required.

  • Deep power and clock design experience at scale, ideally from CPU-class or very large SoC work.

  • A track record of leading and growing a team.

Preferred Skills
  • Experience integrating analog/mixed-signal blocks into a digital implementation flow.

  • Cadence toolchain experience.

What We Offer

This is an opportunity to play a pivotal role in an innovative startup redefining the future of AI hardware. Work on game-changing technology at the intersection of photonics and AI as part of a collaborative, brilliant team. You’ll contribute to a platform that redefines computational performance and accelerates the future of artificial intelligence. Come help us bring this transformative technology to the world.

 
Benefits

Join a team that invests in your future and your well-being. At Neurophos, we offer:

  • 100% coverage of base health plan premiums for you and your dependents, plus HSA contributions.

  • Unlimited PTO. No rigid vacation banks, just a focus on delivery.

  • 401(k) matching and stock option opportunities to ensure our success is your success.

  • Full suite of voluntary benefits, including Dental, Vision, Life, Hospital, Critical Illness, and Accident insurance.

  • Personalized Benefits. Choose the plans that fit your life and take the cash back for those that don’t.

Neurophos Sunnyvale, California, USA Office

150 Mathilda Pl, Sunnyvale, California, United States, 94086 6009

Similar Jobs

25-27 Hourly
Internship
Artificial Intelligence • Fintech • Insurance • Marketing Tech • Software • Analytics
Participate in an 11-week commercial lines underwriting internship evaluating business operations, assessing risk, developing insurance solutions, and supporting business decisions. Gain exposure to commercial insurance products, risk assessment, relationship management, and customer needs while completing meaningful projects and professional development activities. Collaborate with experienced underwriters and build analytical, communication, negotiation, and decision-making skills.
An Hour Ago
Remote or Hybrid
USA
86K-173K Annually
Senior level
86K-173K Annually
Senior level
Machine Learning • Payments • Security • Software • Financial Services
Lead the design and development of ETL solutions for regulatory risk compliance at PNC, requiring advanced programming skills and collaboration on data-intensive applications.
Top Skills: AlteryxCa7 Job SchedulerDevops ToolsInformatica Powercenter 9.6Microsoft Power BiOracle SqlPl/SqlTableauTeradataUnix Shell Scripting
An Hour Ago
Easy Apply
Remote or Hybrid
United States
Easy Apply
208K-312K Annually
Senior level
208K-312K Annually
Senior level
Artificial Intelligence • Cloud • Software
Own and define IAM strategy for corporate and production environments. Migrate Okta to Terraform, design least-privilege access, automate provisioning/deprovisioning and access reviews, build/manage MDM/MAM tooling, partner with platform and engineering teams, and serve as the IAM subject matter expert across Security, IT, and Engineering.
Top Skills: Api AutomationAws IamAzure AdGcp IamGoogle WorkspaceIntuneJAMFMamMdmMfaOidcOktaSAMLScimSsoTerraform

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account