Lightmatter Logo

Lightmatter

Power Integrity Engineer

Posted One Month Ago
Be an Early Applicant
In-Office
Mountain View, CA, USA
157K-176K Annually
Mid level
In-Office
Mountain View, CA, USA
157K-176K Annually
Mid level
Design and analyze power delivery networks for high-performance compute SoCs across package and system architectures. Perform electromagnetic, time-domain, and frequency-domain simulations; model regulators; evaluate voltage droop and overshoot; conduct lab measurements; and collaborate with hardware, layout, and systems teams to improve power integrity. Document analyses, support design reviews, monitor layout constraints, and contribute to architectural tradeoff studies.
The summary above was generated by AI

Lightmatter is leading the revolution in AI data center infrastructure, enabling the next giant leaps in human progress. The company invented the world’s first 3D-stacked photonics engine, Passage™, capable of connecting thousands to millions of processors at the speed of light in extreme-scale data centers for the most advanced AI and HPC workloads.

Lightmatter raised $400 million in its Series D round, reaching a valuation of $4.4 billion. We will continue to accelerate the development of data center photonics and grow every department at Lightmatter!

If you're passionate about tackling complex challenges, making an impact, and being an expert in your craft, join our team of brilliant scientists, engineers, and accomplished industry leaders.

Lightmatter is (re)inventing the future of computing with light!

 About This Role

Lightmatter is looking for a Power Integrity engineer to drive the next generation products from concept to development. You will be part of the Signal Integrity, Power Integrity and Packaging team, tasked with influencing the package and system architecture, design, and analysis through lab bring-up to meet the product's power integrity requirements. This position offers a unique opportunity to solve complex interactions across digital, analog and photonics domains while meeting stringent power integrity goals.

Responsibilities
  • Support the design and analysis of Power Delivery Networks (PDNs) for digital and analog SoC domains, including path from voltage regulators to on-chip decoupling capacitors.
  • Assist in modeling regulator characteristics such as switching ripple and transient response to aid in component selection (controllers, passives, etc.).
  • Use commercial simulation tools (e.g., 2.5D EM solvers) to extract PCB and package impedance profiles and help generate N-port models.
  • Perform basic time-domain and frequency-domain simulations to evaluate supply rail behavior and identify potential issues such as voltage droop or overshoot.
  • Conduct lab measurements to validate power integrity design, including use of programmable loads and oscilloscopes to capture transient response.
  • Work closely with hardware designers, layout engineers, and system integrators to implement PDN design improvements and validate results.
  • Participate in design reviews and contribute to documentation of analysis results, test procedures, and design recommendations.
  • Help monitor and review PDN constraints during layout and provide feedback based on simulation or measurement data.
  • Support senior engineers in system-level tradeoff studies and architectural evaluations related to power integrity.
Qualifications
  • M.S. or Ph.D. in Electrical Engineering or a related field.
  • 3+ years of experience in power delivery and power integrity analysis for high performance CPUs and compute SoCs. 
  • Proficiency in using simulation and analysis tools for power integrity, including PowerSI, PowerDC, IDEM, H-Spice and Keysight ADS. 
  • Experience in DC-DC converter design.
  • Experience with PCB design and layout considerations for power integrity, including layer stack-up assignment, power plane partitioning, capacitor selection and placement, and microvia/PTH design.
  • Strong problem-solving and debugging skills for power integrity-related issues.
Preferred Qualifications
  • Working knowledge of different 2D/2.5D/3D packaging technologies and associated PDN challenges.
  • Familiarity in using lab equipment for signal measurement and characterization, such as oscilloscopes and network analyzers.
  • Proficiency in scripting languages such as Skill, TCL, Python, and Matlab for automation of design and modeling flows and post-processing results

We offer competitive compensation. The base salary range for this role determined based on location, experience, educational background, and market data.

Salary Range: total compensation goes beyond base salary, it also includes a new hire equity grant, annual performance-based equity, and other rewards that recognize your impact and contribution.
$157,000$176,000 USD
Benefits
  • Comprehensive Health Care Plan (Medical, Dental & Vision)
  • Retirement Savings Matching Program
  • Life Insurance (Basic, Voluntary & AD&D)
  • Generous Time Off (Vacation, Sick & Public Holidays)
  • Paid Family Leave
  • Short Term & Long Term Disability
  • Training & Development
  • Commuter Benefits
  • Flexible, hybrid workplace model
  • Equity grants (applicable to full-time employees)

Benefits eligibility may vary depending on your employment status and location. Lightmatter recruits, employs, trains, compensates, and promotes regardless of race, religion, color, national origin, sex, disability, age, veteran status, and other protected status as required by applicable law.

Export Control

Candidates should have capacity to comply with the federally mandated requirements of U.S. export control laws. 

Lightmatter Mountain View, California, USA Office

At Lightmatter, we have a flexible work structure; employees work remotely and work from our physical offices located in Boston, MA, and Mountain View, CA

Similar Jobs

10 Days Ago
In-Office
San Jose, CA, USA
110K-175K Annually
Senior level
110K-175K Annually
Senior level
Information Technology • Semiconductor • Industrial
Develops signal and power integrity solutions for next-generation SSDs, including controller package and PCB design. Responsibilities include pre- and post-layout simulation, stack-up and routing definition, design reviews, lab validation, measurement correlation, debugging, root-cause analysis, documentation, cross-functional collaboration, customer escalations, and mentoring engineers. The role focuses on high-speed PCIe, DDR, NAND, and power delivery networks.
Top Skills: 2D/3D Em SimulationAdsAllegroDdr4/5HdiHfssHspiceIbisLpddr4/4XNvioOnfi NandOscilloscopePcbPcie Gen 4/5/6PdnS-ParametersSigritySiwaveTdrVna
21 Days Ago
In-Office
Sunnyvale, CA, USA
220K-250K Annually
Expert/Leader
220K-250K Annually
Expert/Leader
Artificial Intelligence • Hardware • Software • Semiconductor
Lead complex signal integrity and power integrity analysis for high-speed AI compute systems across silicon, packages, PCBs, flex circuits, connectors, and interposers. Perform pre- and post-layout simulations, power delivery network analysis, root-cause investigations, hardware correlation, stack-up and impedance design, and schematic and layout reviews. Serve as the technical escalation point for SI/PI issues across multiple programs and drive design fixes with silicon, package, and hardware teams.
Top Skills: 2D Electromagnetic Simulation3D Electromagnetic SimulationAdvanced PackagingFlex CircuitsFlex ConnectorsHigh-Speed Parallel InterfacesHigh-Speed Serial InterfacesInterposersMicrowave EngineeringPcbPower Delivery NetworksRigid-Flex CircuitsTransmission Lines
28 Days Ago
In-Office
Foster City, CA, USA
259K-311K Annually
Expert/Leader
259K-311K Annually
Expert/Leader
Artificial Intelligence • Machine Learning • Robotics • Software • Transportation • Design • Manufacturing
Lead signal and power integrity architecture for advanced robotaxi electronics and high-density PCBs. Define SI/PI constraints, routing strategies, simulation methodologies, and sign-off processes for PCIe, Ethernet, MIPI, GMSL, LPDDR, and A2B interfaces. Perform PDN analysis, lab characterization, root-cause investigations, and simulation-to-test correlation. Guide cross-functional hardware, silicon, layout, and mechanical teams while mentoring engineers and influencing technical strategy.
Top Skills: A2BAnsys HfssAnsys SiwaveCadence SigrityEthernetGmslHigh-Bandwidth OscilloscopeKeysight AdsLpddrMipi Csi/DsiPcbPcieSiemens Eda HyperlynxTime-Domain ReflectometerVector Network Analyzer

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account