d-Matrix Logo

d-Matrix

Sr. Staff Power Performance Architect

Reposted One Month Ago
Be an Early Applicant
Hybrid
Santa Clara, CA, USA
165K-265K Annually
Senior level
Hybrid
Santa Clara, CA, USA
165K-265K Annually
Senior level
Responsible for power estimation, architectural tool development for AI workloads, and optimizing performance monitoring in micro-architecture and RTL. Collaborate with teams for design integration and silicon validation.
The summary above was generated by AI

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.

We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution.  Ready to come find your playground? Together, we can help shape the endless possibilities of AI. 

Role Overview

d-Matrix is looking for a Senior Staff Power Performance Architect to own pre-silicon power estimation across our next-generation AI accelerators. In this role, you will drive both RTL-level and physical-design-level power estimation, and build an architectural power estimation tool that models power from system configuration and die-level metrics for AI workloads. You will partner closely with front-end architects, DV engineers, and backend design teams to identify power activity windows, define performance monitoring requirements, and translate that analysis into hardware capability improvements and die-level design changes. This role also contributes directly to micro-architecture and RTL design, verification, and silicon bring-up, making it central to how d-Matrix balances performance and power efficiency at the silicon level.

What You Will Do
  • Own pre-silicon power estimation for design blocks, spanning both RTL-level and physical-design-level estimation.

  • Partner with front-end and DV engineers to identify power activity windows, and work with the RTL team to implement estimation feedback and optimize power.

  • Build an architectural power estimation tool for AI workloads that computes power from system configuration and die-level metrics, including workload profiling based on memory size, bandwidth, and gate counts of compute/memory blocks.

  • Collaborate with frontend architects and backend design to define performance monitor availability, system requirements, and usage, then drive that analysis into hardware capability improvements and die-level design modifications.

  • Lead micro-architecture and RTL design, synthesis, and logic/physical power-performance verification using leading-edge CAD tools and semiconductor process technologies.

  • Design and implement performance-enabling and power-saving/monitoring functions that support efficient design, test, and debug, and participate in silicon bring-up and validation.

What You Will Bring
  • 8+ years of relevant experience in IC power/performance architecture, RTL, or physical design, with a Master's degree in Electrical Engineering, Computer Engineering, or Computer Science.

  • Solid understanding of power, performance, micro-architecture, RTL, and physical design in the context of digital system and IC design, including the full IC design flow (Arch → uarch → RTL → Schematic → Layout → Verification → Fabrication → HVM).

  • Familiarity with at least one EDA tool for power estimation.

  • Ability to move fluidly between RTL, physical design, and automation, including building script utilities to improve design execution productivity across the design team.

  • Programming proficiency in TCL and Python, with experience using libraries, APIs, data parsing, and algorithmic thinking.

  • Self-motivated with a fast, iterative approach to design work, sound engineering judgment, and a bias toward action.

Preferred Qualifications
  • Exposure to power estimation and performance metrics such as TDP, PMAX, EDP, Peak, and Average.

  • Familiarity with power/frequency scaling techniques (DFS, DVFS, AFS, AVFS).

  • Familiarity with power delivery network (PDN) analysis, including resonance, impedance (Z(f)), and voltage droop analysis.

Equal Opportunity Employment Policy

d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.

d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

HQ

d-Matrix Santa Clara, California, USA Office

5201 Great America Pkwy, Santa Clara, CA, United States, 95054

Similar Jobs

47 Minutes Ago
In-Office
Sunnyvale, CA, USA
143K-210K Annually
Senior level
143K-210K Annually
Senior level
Cloud • Information Technology • Machine Learning
Design and implement distributed, exabyte-scale S3-compatible object storage for AI workloads. Improve storage reliability, durability, security, observability, throughput, and latency using technologies such as RDMA, GPU Direct Storage, and distributed filesystem protocols. Collaborate with infrastructure, platform, product, and operations teams to deploy and troubleshoot production systems, develop monitoring dashboards, analyze telemetry, and mentor engineers.
Top Skills: CCephClickhouseCloud-Native InfrastructureDaosDistributed FilesystemsFuseGoGpu Direct StorageGrafanaKubernetesNfsObject StoragePrometheusRdmaRustS3
47 Minutes Ago
Easy Apply
Remote or Hybrid
USA
Easy Apply
196K-245K Annually
Senior level
196K-245K Annually
Senior level
Cloud • Information Technology • Security • Software • Cybersecurity
Drive technical marketing for Zero Trust Branch and Digital Experience solutions through customer proof-of-value pilots, architectural demos, networking lab design, troubleshooting, technical collateral, and field enablement. Serve as the technical bridge between field teams and engineering while validating solutions, supporting enterprise evaluations, and improving post-sales time-to-value. The role requires deep networking, packet analysis, cloud networking, monitoring, and customer-facing technical expertise.
Top Skills: Aws Transit GatewayAws VpcAzure Virtual WanGcp Cloud RouterNetwork Monitoring And Observability ToolsSaseTcpdumpTraffic Generation ToolsWiresharkZero Trust
48 Minutes Ago
Easy Apply
Remote or Hybrid
USA
Easy Apply
172K-215K Annually
Senior level
172K-215K Annually
Senior level
Cloud • Information Technology • Security • Software • Cybersecurity
Leads a technical product support team responsible for resolving complex Zscaler product issues, managing customer and account escalations, and improving support processes. The role develops technical talent, drives training initiatives, monitors CSAT, NPS, time-to-resolution, and escalation metrics, and partners with stakeholders to improve customer satisfaction and operational efficiency.
Top Skills: Ai/MlDnsFirewallsHTTPSsl/Tls

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account