Lead architecture and hands-on design of advanced ATE instrumentation ICs from modeling and concept through tapeout, silicon validation, and production. Develop high-voltage analog, precision references, pin electronics, DACs, drivers, transmitters, receivers, and amplifiers optimized for performance, power, noise, linearity, and area. Collaborate across layout, digital, packaging, test, product, and operations teams while mentoring engineers and establishing design methodologies.
As a Principal Analog Design Engineer at Elevate Semiconductor, you will provide technical leadership while remaining deeply hands-on in architecture and circuit design. You will lead the development of next-generation ATE instrumentation solutions, with a focus on high-voltage analog, precision design, and digitally assisted architectures.
Working across design, layout, and production test, you will take complex products from concept through silicon and into production. This is a highly visible role where your technical expertise and leadership will directly influence product performance, execution, and future technology direction.
Responsibilities- Lead the architecture and hands-on design of advanced ATE instrumentation ICs, including high-voltage analog, precision references, and high-speed pin electronics
- Own designs from concept and modeling through tapeout, validation, and production release
- Design and guide development of key building blocks, including DACs, high-current output drivers, high-speed transmitters and receivers, and instrumentation amplifiers
- Develop high-performance solutions optimized for noise, linearity, power, and silicon area
- Apply digitally assisted analog techniques and develop behavioral/system models using Octave and Verilog-A
- Collaborate with layout, digital/VLSI, packaging, test, product, and operations teams to drive successful silicon and production readiness
- Mentor analog designers and provide technical leadership through design reviews and complex problem solving
- Drive design methodologies and best practices across multiple projects to improve execution, reuse, and product quality
Requirements
- Master’s degree or PhD in Electrical Engineering or a related field
- 20+ years of analog/mixed-signal IC design experience with a Master’s degree, or 15+ years with a PhD
- Proven track record of successful silicon and leading complex analog ASICs from architecture through verification
- Deep expertise in high-voltage, precision analog, and mixed-signal IC design
- Experience with circuits such as ADCs, DACs, PLLs/DLLs, regulators, amplifiers, and interfaces
- Experience leading and mentoring senior analog design engineers
- Strong understanding of digitally assisted analog design and behavioral modeling
- Experience working across layout, digital, and production test teams
- Strong technical leadership, problem-solving, and communication skills
The anticipated annual base salary range for this position is $175,000.00 to $240,000.00. Actual compensation will be determined based on factors such as experience, skills, qualifications, education, location, and business needs.
In addition to base salary, employees may be eligible for incentive compensation and a comprehensive benefits package. This salary range represents the Company's good-faith estimate of the compensation it reasonably expects to pay for this position at the time of posting.
Similar Jobs
Semiconductor • Manufacturing
Designs, simulates, verifies, and refines multi-gigabit PAM4 SerDes IP and analog/mixed-signal receiver blocks, including TI-SAR ADCs, CTLE, DFE, and AFE components. Responsibilities include CDR development, high-speed testing with oscilloscopes and BERT, analog-digital interface verification, layout optimization, clock and synchronization design, and IP documentation. The engineer collaborates with system and test teams on high-speed interfaces, packages, boards, and system clocks for image sensor and bridge chip products.
Top Skills:
AfeBertCadenceCdrClock TreesClock-Domain CrossingCtleDfeOscilloscopesPam4RtlSerdesSpectremdlSpiceTi-Sar Adc
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Design and develop analog/mixed-signal IC blocks for high-speed SerDes from concept through verification. Responsibilities include circuit design (drivers, receivers, serializers/deserializers, PLLs, ADC/DACs, biasing, regulators), simulation and layout using CAD tools, lab testing, and collaboration with cross-functional teams.
Top Skills:
10 Gbps+28 Nm ProcessAdcBias And BandgapCadenceCircuit SimulationCmosDacDeserializerHigh-Speed Clock DistributionHigh-Speed I/OIc LayoutLab TestPhase InterpolatorPhysical VerificationPllSerdesSerializerVoltage Regulators
Aerospace • Logistics • Security • Software • Cybersecurity
Design and analyze analog circuits and subsystems through requirements, conceptual, preliminary and detailed design. Perform circuit modeling, simulation, PCB schematic capture/layout, signal and power integrity analysis, verification, characterization, and test/troubleshooting to support new product development for defense systems.
Top Skills:
AgileAltium DesignerAmsCadenceCircuit SimulationDevsecopsHyperlynxMentor XpeditionModel-Based EngineeringPcb DesignPower IntegrityPspiceSchematic CaptureSignal Integrity
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
