Designs, simulates, verifies, and refines multi-gigabit PAM4 SerDes IP and analog/mixed-signal receiver blocks, including TI-SAR ADCs, CTLE, DFE, and AFE components. Responsibilities include CDR development, high-speed testing with oscilloscopes and BERT, analog-digital interface verification, layout optimization, clock and synchronization design, and IP documentation. The engineer collaborates with system and test teams on high-speed interfaces, packages, boards, and system clocks for image sensor and bridge chip products.
Overview :
Responsible for design, development, and refinement of Multi-Gbps PAM4 SerDes IP. Design and debug experience on RTL level signal synchronization, clock tree and cross domain clock designs is a significant plus.
Responsible for design, development, and refinement of Multi-Gbps PAM4 SerDes IP. Design and debug experience on RTL level signal synchronization, clock tree and cross domain clock designs is a significant plus.
Need to work closely with system and test engineers to develop high speed interface, package/board, and system clocks in image sensor and bridge chip products.
Responsibilities :
• Analog/Mixed-Signal design, simulation and verifications esp PAM4 receiver designs such as TI-SAR ADC, CTLE/DFE and other blocks in AFE.
• CDR design experience is significant plus.
• High speed test with scope and BERT.
• Layout design and support. Need to get involved into layout optimizations for high speed or high precision performance directly.
• Interface verifications between analog and digital.
• IP and design spec documentations.
• Analog/Mixed-Signal design, simulation and verifications esp PAM4 receiver designs such as TI-SAR ADC, CTLE/DFE and other blocks in AFE.
• CDR design experience is significant plus.
• High speed test with scope and BERT.
• Layout design and support. Need to get involved into layout optimizations for high speed or high precision performance directly.
• Interface verifications between analog and digital.
• IP and design spec documentations.
Requirements :
• Familiar with Cadence analog design/layout flow and spice/spectreMDL simulations.
• Masters of Electrical Engineering or PhD with 3+ yrs of expertise.
• Familiar with Cadence analog design/layout flow and spice/spectreMDL simulations.
• Masters of Electrical Engineering or PhD with 3+ yrs of expertise.
Annual base salary for this role in California, US is expected to be between $150,000 - $250,000. Actual pay will be determined on a number of factors such as relevant skills, education, experience, and the pay of employees in the similar role.
OMNIVISION Santa Clara, California, USA Office
4275 Burton Dr, Santa Clara, California, United States, 95054 1512
Similar Jobs
58 Minutes Ago
Artificial Intelligence • Cloud • HR Tech • Information Technology • Productivity • Software • Automation
Leads a team of 6–10 engineers building and operating cloud-native platform services. Owns hiring, coaching, delivery, roadmap, reliability, scalability, SLOs, on-call practices, and technical direction across hyperscaler, on-premises, and sovereign environments. Partners with senior engineering stakeholders, reviews designs and code, contributes to architecture and implementation, and communicates risks and trade-offs to leadership. Requires extensive production software experience, Kubernetes and distributed systems expertise, people management experience, hyperscaler knowledge, and familiarity with CI/CD, GitOps, and infrastructure as code.
Top Skills:
AWSAzureCi/CdContainersDistributed SystemsGitopsGoogle Cloud Platform (Gcp)Infrastructure As CodeKubernetes
Cloud • Mobile • Software
Source qualified sales opportunities through high-volume calling and email prospecting. Learn BuildOps products, commercial construction, sales methodology, and internal tools; schedule prospect meetings, meet pipeline and conversion goals, participate in training, collaborate with sales teams, and provide leadership feedback. The role requires relationship building, active listening, persistence, organization, and willingness to learn, with 5–10% travel.
Top Skills:
SaaSSalesforceSalesloftSeamless.Ai
Aerospace • Artificial Intelligence • Cloud • Machine Learning • Software • Cybersecurity • Defense
Design and analyze bearings and mechanical systems for aerospace engines, including life, fit, and clearance analysis. Determine bearing configurations, document engineering results, support component and engine testing, analyze test data, and improve design and simulation methods. Provide technical oversight for mechanical systems architecture, coordinate contributors, lead design reviews and reports, estimate resources, mentor engineers, and support customer proposal activities.
Top Skills:
A.B. JonesAbmaAdoreGd&TMechanical Design And Analysis SoftwareRomax
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
