Epia Neuro Logo

Epia Neuro

Principal Design Engineer, Analog Mixed-Signal (AMS)

Posted 13 Days Ago
Be an Early Applicant
In-Office
Alameda, CA, USA
225K-280K Annually
Expert/Leader
In-Office
Alameda, CA, USA
225K-280K Annually
Expert/Leader
Own the architecture, transistor-level design, verification, tapeout, and silicon bring-up of a low-noise, ultra-low-power analog/mixed-signal ASIC for an implantable neural interface. Lead foundry, IP, packaging, and test decisions; design critical analog blocks; develop behavioral models; direct verification and reliability analysis; mentor engineers; and establish design documentation and reproducibility standards.
The summary above was generated by AI

About Us

Epia Neuro is a neural technology company developing intent-driven systems designed to restore function and independence for people living with neurological conditions. Its platform integrates implantable neural interfaces, adaptive algorithms, and assistive devices to translate neural intent into real-world action. The company's initial focus is stroke-related motor impairment, with expansion into cognitive decline and other neurological disorders, focusing on long-term solutions for the growing aging population.

The Role

We're looking for a Principal Design Engineer, Analog Mixed-Signal (AMS) to own the custom analog/mixed-signal ASIC at the heart of our implantable system. You'll own the chip architecture end to end: turning system requirements and early design work into the blueprint the team builds from - a complete design specification and implementation plan, revised wherever the requirements or silicon reality demand it. You'll personally design the most critical analog blocks at transistor level, direct the rest, and carry the chip through tapeout and silicon bring-up. On a small team, you'll make the calls a larger company would split across several people, and you'll own the results.

What You'll Do

  • Own the chip-level architecture: turn system requirements and our existing architecture concept into a written, reviewable design specification and implementation plan

  • Document your work continuously, including design choices, tradeoffs, and verification results, and treat documentation as a first-class deliverable

  • Personally design the most critical low-noise, ultra-low-power analog and mixed-signal blocks for an implantable device (e.g., neural recording front-ends, ADCs, bandgap references, clocks, power management), and direct the design of the rest across the team and partners

  • Run the full verification loop: pre- and post-layout simulation, corners and Monte Carlo, and SOA/reliability/aging checks appropriate for a long-life implant

  • Build behavioral models (Verilog-A/AMS, SystemVerilog) to support top-level and mixed-signal verification

  • Drive process/foundry, IP, and vendor decisions (foundry, layout, OSAT/packaging, test services)

  • Lead design reviews, mentor engineers, and set documentation and design-reproducibility standards for the team

  • Work closely with layout, digital, system, and test engineers, and own post-silicon bring-up and debug in our lab

Qualifications

  • 10+ years of hands-on experience owning AMS IC designs, with multiple tapeouts carried through to silicon validation

  • Lead the architecture or analog specification of at least one chip from concept to silicon

  • Deep transistor-level expertise in low-noise and/or ultra-low-power precision analog

  • Strong reliability-first design approach: ESD, device breakdown/SOA, aging, and yield

  • Fluency in the Cadence Virtuoso/Spectre flow and a Linux-based, scripted, version-controlled design environment

  • BS, MS, or PhD in Electrical Engineering or a related field (MS or PhD preferred)

Nice to Have

  • ASIC design for biomedical, implantable, or neural-interface applications

  • High-voltage or specialty process experience (e.g., BCD, SOI)

  • Experience working directly with foundries and OSATs, including process selection and packaging decisions

  • Familiarity with medical-device development under design controls (e.g., ISO 13485 / FDA QMSR) or active-implant standards (e.g., ISO 14708)

  • Experience with open-source IC tools or flows

  • Prior experience at an early-stage company or as a first/senior analog hire

How We Work

  • We are intentional. We prioritize and are thoughtful about how we use others' time.

  • We care for others. We prioritize safety both for patients and one another.

  • We own outcomes, not just tasks. Our work demands the highest standards because it impacts real patients and real lives.

  • Humility is a strength. We are honest about what we know and what we don't know. Getting it right matters more than being right.

Location

This role is based in Alameda, CA, on site 4 days a week - hands-on lab access and bring-up are part of the job.

Benefits

  • Competitive base salary with equity

  • 100% of healthcare coverage for you and your dependents

  • Generous vacation policy

  • Paid parental leave

  • Work from our waterfront office in Alameda, CA, with access to collaborative spaces and labs

HQ

Epia Neuro Alameda, California, USA Office

Alameda, CA, United States

Similar Jobs

2 Hours Ago
Remote or Hybrid
USA
86K-173K Annually
Senior level
86K-173K Annually
Senior level
Machine Learning • Payments • Security • Software • Financial Services
Lead the design and development of ETL solutions for regulatory risk compliance at PNC, requiring advanced programming skills and collaboration on data-intensive applications.
Top Skills: AlteryxCa7 Job SchedulerDevops ToolsInformatica Powercenter 9.6Microsoft Power BiOracle SqlPl/SqlTableauTeradataUnix Shell Scripting
2 Hours Ago
Easy Apply
Remote or Hybrid
United States
Easy Apply
208K-312K Annually
Senior level
208K-312K Annually
Senior level
Artificial Intelligence • Cloud • Software
Own and define IAM strategy for corporate and production environments. Migrate Okta to Terraform, design least-privilege access, automate provisioning/deprovisioning and access reviews, build/manage MDM/MAM tooling, partner with platform and engineering teams, and serve as the IAM subject matter expert across Security, IT, and Engineering.
Top Skills: Api AutomationAws IamAzure AdGcp IamGoogle WorkspaceIntuneJAMFMamMdmMfaOidcOktaSAMLScimSsoTerraform
3 Hours Ago
In-Office
99K-162K Annually
Mid level
99K-162K Annually
Mid level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Designs and supports ASIC, FPGA, and mixed digital systems for aerospace and defense programs. Responsibilities include requirements development, architecture support, HDL/RTL development, simulation, debugging, synthesis, FPGA implementation, timing analysis, verification collaboration, integration, troubleshooting, and technical status communication. The role may involve owning functional blocks, supporting subsystem efforts, and contributing to cross-functional technical leadership depending on experience level.
Top Skills: AsicClock-Domain Crossing (Cdc)FpgaHdlRtlSocStatic Timing AnalysisVlsi

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account