Renesas Electronics Logo

Renesas Electronics

Principal Design Verification Engineer

Posted Yesterday
Be an Early Applicant
Hybrid
San Jose, CA, USA
198K-248K Annually
Expert/Leader
Hybrid
San Jose, CA, USA
198K-248K Annually
Expert/Leader
Lead verification strategy and execution for complex semiconductor memory interface designs at block and system levels. Architect SystemVerilog and UVM environments, develop test plans, drive constrained-random testing, functional coverage, debugging, and coverage closure, and own verification through signoff. Collaborate with RTL and design teams, improve methodologies and reuse, resolve complex failures, mentor engineers, and communicate technical risks and readiness to stakeholders.
The summary above was generated by AI
Job Description

We are seeking a Principal Design Verification Engineer to provide technical leadership for verification of next-generation semiconductor memory interface products, including data buffer silicon.

This role will drive verification strategy and execution for complex digital designs, working closely with design teams to ensure functionality, performance, and product requirements are met. The ideal candidate brings deep semiconductor verification expertise with SystemVerilog and UVM. Previous DDR or memory experience is an advantage, but is not required.

This is an opportunity to take significant technical ownership while contributing to next-generation DDR6 technology.

Key Responsibilities

  • Lead verification strategy and execution for complex semiconductor designs at the block and system level.
  • Define verification methodologies, test plans, coverage strategies, and verification environments.
  • Architect, develop, maintain, and optimize SystemVerilog/UVM testbenches and verification environments.
  • Drive test development, functional coverage, checkers, constrained-random verification, and coverage closure.
  • Take technical ownership of verification for assigned blocks, features, and environments from planning through signoff.
  • Work closely with RTL and design engineers to ensure designs meet functional and performance requirements and are effectively verifiable.
  • Analyze specifications, design implementation, and verification results to identify functional gaps and design issues.
  • Drive debugging and resolution of complex verification failures.
  • Develop scalable and reusable verification components, methodologies, and best practices.
  • Identify and lead improvements in verification efficiency, quality, performance, and reuse.
  • Participate in architecture, feasibility, design, and technical reviews.
  • Provide technical guidance and mentorship to verification engineers.
  • Serve as a technical expert for assigned verification methodologies and tools.
  • Communicate verification progress, coverage, technical risks, and readiness to engineering leadership and project stakeholders.

Qualifications

Required Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
  • Extensive experience in semiconductor design verification, with demonstrated technical ownership of complex verification efforts.
  • Expert-level proficiency with SystemVerilog.
  • Significant hands-on experience with UVM (Universal Verification Methodology), including development and optimization of UVM-based verification environments.
  • Experience defining verification strategies and developing verification plans from design and product specifications.
  • Strong experience with functional verification, constrained-random testing, functional coverage, checkers, debugging, and coverage closure.
  • Experience partnering closely with RTL/design engineering teams throughout the verification lifecycle.
  • Demonstrated ability to independently solve complex verification and design problems.
  • Ability to provide technical leadership and mentoring within a verification team.

Preferred Qualifications

  • Experience with DDR, memory interfaces, memory controllers, data buffers, or related semiconductor technologies.
  • Experience with DDR4 and/or DDR5.
  • Verification experience with complex high-speed interfaces, protocols, or mixed-signal semiconductor products.
  • Experience leading verification efforts through coverage closure and signoff.

Additional Information

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Renesas Electronics Milpitas, California, USA Office

Milpitas, United States

Renesas Electronics San Jose, California, USA Office

San Jose, United States

Renesas Electronics Santa Clara, California, USA Office

Santa Clara, United States

Similar Jobs

5 Days Ago
In-Office
Mountain View, CA, USA
165K-267K Annually
Senior level
165K-267K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Leads ASIC and FPGA design and verification across architecture, SystemVerilog implementation, physical design, simulation, timing analysis, coverage, UVM testbenches, prototyping, and hardware integration. The role drives requirements, technology tradeoffs, production design delivery, validation, team execution, stakeholder reporting, and mentoring. Work supports high-integrity electronics for space, aerospace, defense, and other Boeing programs.
Top Skills: Arm IpAsicCvsEthernetFpgaGitJesd204CLinuxLogic AnalyzersMakeOscilloscopesPalladiumPciePerlPythonSocSvnSystemverilogSystemverilog AssertionsUvm
14 Days Ago
In-Office
Cupertino, CA, USA
269K-377K Annually
Expert/Leader
269K-377K Annually
Expert/Leader
Aerospace
Leads end-to-end verification strategy for advanced satellite communication ASIC and SoC programs. Establishes methodologies, infrastructure, coverage, assertions, formal analysis, emulation, and signoff criteria across block, subsystem, and SoC levels. Guides verification of modem pipelines, FEC engines, digital beamforming, packet processing, and control fabrics; resolves complex failures, develops reusable verification frameworks, influences tool strategy, and mentors technical leaders.
Top Skills: AsicAssertionsEmulationFormal VerificationSocSystemverilogUvmVerification Ip (Vip)
16 Days Ago
In-Office
San Jose, CA, USA
185K-230K Annually
Senior level
185K-230K Annually
Senior level
Big Data • Information Technology
Leads design verification for complex connectivity IPs and SoCs using UVM and SystemVerilog. Defines verification strategies, develops reusable environments, drives coverage closure and sign-off, debugs RTL and protocol issues, and leads verification of CXL, PCIe, Ethernet, and related interfaces. Provides technical leadership, mentors engineers, improves automation and methodologies, and collaborates with architecture, RTL, firmware, validation, emulation, FPGA, and silicon teams.
Top Skills: AhbApbAxiCadence XceliumCxlDdrEmulationEthernetFpgaHbmLpddrPciePerlPortable StimulusPythonSerdesSiemens QuestaSvaSynopsys VcsSystemverilogTclUvm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account