Micron Technology Logo

Micron Technology

Principal Foundry Interface Design Engineer, HBM

Posted 3 Hours Ago
Be an Early Applicant
In-Office
Folsom, CA
150K-308K Annually
Senior level
In-Office
Folsom, CA
150K-308K Annually
Senior level
Supports advanced HBM DRAM design by interfacing with foundries, evaluating semiconductor technologies, performing HSPICE and circuit analyses, validating test chips and silicon, assessing PDKs, enabling design flows, and improving engineering productivity through AI and automation. The role requires expertise in advanced CMOS, FinFET devices, process integration, device characterization, PPA analysis, parasitic extraction, and physical verification, with collaboration across design, foundry, manufacturing, and product engineering teams.
The summary above was generated by AI
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Job Description
We are the HBM Design Architecture team within Micron's HBM DRAM Engineering Group. We work at the intersection of design, technology, and manufacturing to deliver next-generation HBM solutions that power AI and ML workloads worldwide. Our team thrives on deep technical collaboration, global partnerships, and solving problems that truly push memory technology forward!
In this full-time onsite role, you will provide critical technology support for the design and development of advanced HBM DRAM products. You will serve as a bridge between internal design teams, foundries, and technology development groups, helping translate advanced process capabilities into scalable, high-performance architectures. Your work will directly impact performance, power efficiency, reliability, and long-term HBM roadmap success. This role supports the design and deployment of AI-enabled solutions that improve efficiency and decision-making.
Responsibilities:
Job Description
The responsibilities outlined below represent key areas of focus for this role and are intended to be illustrative rather than exhaustive.
Candidates are expected to demonstrate proven experience in at least three of the five focus areas outlined below.
Foundry Interface and Technology Alignment
  • Act as the primary technical interface between foundry partners and Micron design organizations.
  • Drive closure of design-process gaps through collaborative engagement with foundry process teams.
  • Influence foundry roadmaps related to TSV, BEOL, reliability, and design enablement.
  • Define technology requirements for future HBM and custom memory products.

Circuit Simulation and Analysis
  • Perform HSPICE simulations for technology evaluation and design optimization.
  • Evaluate compact models, PDK SPICE models, and process corners.
  • Conduct pre-layout and post-layout circuit analysis.
  • Support BEOL optimization and routing studies through simulation.
  • Develop methodologies for evaluating design sensitivity to process variations.

Test-Chip and Silicon Validation
  • Plan and implement technology evaluation test chips.
  • Define process monitor structures and benchmark vehicles.
  • Analyze post-silicon data and correlate results with simulations.
  • Collaborate with product engineering and foundry/Fab teams on silicon learning and technology qualification.

PDK and Design Enablement
  • Evaluate foundry PDKs and IP collateral.
  • Support design teams by providing technology guidelines and best-known methods.
  • Drive creation of design recommendations, analog guidelines, and digital PPA evaluation methodologies.
  • Collaborate with CAD teams on flow enablement and validation.

AI-Enabled Productivity and Efficiency Improvement
  • Identify and implement AI-enabled workflows, automation opportunities, and knowledge-management practices to improve engineering productivity, decision quality, and execution efficiency across DTCO, foundry interface, PDK evaluation, and design enablement activities.

Minimum Qualifications
  • BS, MS, or PhD or equivalent experience in Electrical Engineering, Computer Engineering, or related field.
  • 6+ years of semiconductor industry experience and Solid understanding of advanced semiconductor technology development
  • Strong grasp of advanced CMOS technology nodes, FinFET devices, and process integration.
  • Hands-on experience with: HSPICE simulations, Device characterization, Standard cell benchmarking, PPA analysis, Parasitic extraction and physical verification
  • Experience in driving AI-enabled engineering practices and automation to improve the efficiency of DTCO analysis, foundry collateral evaluation, PDK enablement, benchmarking, and collaboration across build teams.

Preferred Qualifications
  • Experience working directly with leading foundries such as TSMC, Samsung, Intel Foundry Services, or GlobalFoundries.
  • Experience with memory products including DRAM, HBM, or SRAM.
  • Knowledge of: TSV technologies, Advanced packaging, Reliability modeling and aging simulations, Advanced BEOL technologies, PDK development and validation
  • Ability to apply AI tools to summarize, analyze, and extract insights from: PDK documentation, Design Rule Manuals (DRMs), Reliability reports, Foundry collateral, Silicon characterization data,
  • Experience leading technology pathfinding and node selection activities.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
The US base salary range that Micron Technology estimates it could pay for this full-time position is:
$150,000.00 - $308,000.00 a year
Additional compensation may include benefits, bonuses and equity.
Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Micron Technology Milpitas, California, USA Office

540 Alder Dr, Milpitas, CA, United States, 95035

Similar Jobs at Micron Technology

3 Hours Ago
In-Office
San Jose, CA, USA
145K-360K Annually
Senior level
145K-360K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead the architecture and delivery of production AI, machine learning, data science, and agentic AI systems for semiconductor engineering. Design end-to-end pipelines, develop and evaluate models, deploy inference services, establish monitoring and guardrails, and guide technical roadmaps. Apply prediction, diagnosis, optimization, retrieval, and workflow automation to engineering challenges while mentoring engineers and communicating progress, risks, and model limitations to technical and executive stakeholders.
Top Skills: Agent FrameworksAWSAzureCi/CdDockerEnterprise SearchGCPKnowledge GraphsKubernetesLlmsMcp Tool IntegrationModel GatewaysOpenshiftPythonPyTorchRagScikit-LearnTensorFlowWorkflow OrchestrationXgboost
3 Hours Ago
In-Office
50K-50K Hourly
Internship
50K-50K Hourly
Internship
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Research and prototype memory and system architecture concepts for AI accelerators. Develop performance models, analyze AI and HPC workloads, evaluate memory hierarchy and interconnect optimizations, and assess bandwidth, latency, power, scalability, and system efficiency. Collaborate with cross-functional engineering teams and apply AI-based tools to architecture research.
Top Skills: Architectural SimulatorsC++CachesCudaDramEmulation PlatformsGpu Profiling ToolsGpusHbmInterconnectsMemory HierarchyPythonPyTorchSystemcTensorFlowTpus
3 Hours Ago
In-Office
39K-50K Hourly
Internship
39K-50K Hourly
Internship
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Supports physical implementation of HBM SoC design blocks, including floorplanning, placement, clock tree synthesis, routing, optimization, timing closure, and physical verification. Analyzes timing, power, area, congestion, and signoff results while developing automation scripts and workflows using Python, Tcl, shell scripting, and AI-assisted tools. Collaborates with architecture, RTL, verification, DFT, and signoff teams on next-generation memory designs.
Top Skills: Ai-Assisted ToolsAsicCadence InnovusCadence TempusClock Tree SynthesisDrcLarge Language ModelsLvsParasitic ExtractionPerlPhysical VerificationPythonRtl-To-GdsiiShell ScriptingSiemens CalibreStatic Timing AnalysisSynopsys Icc2Synopsys PrimetimeTclVlsi

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account