Broadcom Logo

Broadcom

R&D IC Design Engineer

Posted 16 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
Senior level
In-Office
San Jose, CA, USA
Senior level
Designs and validates ASIC blocks for high-speed optical communication physical-layer products. Responsibilities include architecture, RTL coding, lint, CDC, synthesis, equivalence checking, timing analysis, simulation, silicon debug, verification planning, power and area tradeoffs, silicon bring-up, and ATE validation. Requires expertise in ARM subsystems, high-speed digital design, Ethernet and OTN networks, FEC, ASIC development flows, and design-for-power, test, and manufacturing.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

This position is responsible for, but not limited to, the following job duties:

  • Work as part of a physical design team implementing chips from netlist to GDSii with a good understanding of the technology elements and the design flow in all stages.

  • Responsible for floorplanning, design partitioning, and block pin assignment.

  • Perform block PnR, timing closure, and physical verification.

  • Perform block IR/EM analysis. Experience with chip level IR/EM analysis is a big plus.

  • Familiar with scripting languages such as tcl, perl and python. Write scripts to automate the physical design flow and increase efficiency.

  • Expertise in low-power IC design is desirable.

  • Good knowledge of physical verification using Mentor’s Calibre tool. 

Minimum requirements: Bachelor’s degree and 8+ years of related experience or Master's degree with 6+ years of experience.


Compensation and Benefits


The annual base salary range for this position is USD 121,900.00 To USD 195,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom Palo Alto, California, USA Office

Palo Alto, CA, United States

Broadcom Richmond, California, USA Office

13711 International Pl Unit 200, Richmond, British Columbia, V6V 2Z8, Canada, Richmond, Canada, V6V 2Z8

Broadcom San Francisco, California, USA Office

San Francisco, United States, 0

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Broadcom Santa Clara, California, USA Office

Santa Clara, United States, 0

Broadcom Sunnyvale, California, USA Office

190 Mathilda Pl, Sunnyvale, California, 94086-6076, United States, Sunnyvale, United States, 94086-6076

Similar Jobs

16 Days Ago
In-Office
San Jose, CA, USA
Expert/Leader
Expert/Leader
Software • Semiconductor • Manufacturing
Designs high-speed ASIC blocks for 10Gbps–400Gbps communication systems. Responsibilities include architecture, RTL/HDL coding, timing constraints, verification, synthesis, equivalency checking, CDC and lint reviews, power and design-for-test analysis, scripting, silicon bring-up, lab debugging, and production qualification. Collaborates with distributed engineering teams to define resources, schedules, validation plans, and design tradeoffs.
Top Skills: ArmAsicCClock Domain Crossing (Cdc)Digital Signal Processing (Dsp)Error Correction CodingEthernetHigh-Level SynthesisLogic SynthesisOtnPerlPythonRtlRtl SimulationStatic Timing Analysis (Sta)UnixVerilogVhdl
18 Days Ago
In-Office
151K-241K Annually
Expert/Leader
151K-241K Annually
Expert/Leader
Software • Semiconductor • Manufacturing
Designs complex front-end RTL IP blocks for leading-edge Ethernet switching silicon used in AI/ML and cloud data centers. Responsibilities include collaborating with global architecture and design teams, developing new device products, and emphasizing design and silicon debug. The role requires strong communication, documentation, self-direction, and teamwork, along with extensive industry experience in RTL design and familiarity with Python or Perl.
Top Skills: Ethernet/IpPerlPythonRtl
One Month Ago
In-Office
San Jose, CA, USA
144K-230K Annually
Senior level
144K-230K Annually
Senior level
Software • Semiconductor • Manufacturing
Develop and implement complex ASIC verification environments and test plans for high-performance network switch ASICs/FPGAs. Collaborate with architects and design teams, perform simulations, and drive verification to closure through tape-out and production-ready delivery.
Top Skills: Asic Design FlowsCC++Deep Sub-Micron TechnologiesEthernetFpgaOopPcieRoutingSwitchingSystemverilogUvmVerilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account