Cornelis Networks Logo

Cornelis Networks

Senior ASIC Design Engineer

Posted 3 Days Ago
In-Office or Remote
Hiring Remotely in San Jose, CA, USA
Senior level
In-Office or Remote
Hiring Remotely in San Jose, CA, USA
Senior level
Design and implement Verilog/SystemVerilog RTL for high-speed ASIC data paths and packet processing. Collaborate on verification, timing constraints, physical design, post-silicon validation, system debugging, performance optimization, and power-aware Host Fabric Interface designs. The role focuses on Ethernet, networking protocols, high-performance computing, AI interconnects, and SoC development.
The summary above was generated by AI

At Cornelis we’re building the future of AI and HPC networking with an AI-first approach to silicon and software development. We’re seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are motivated to push the boundaries on how AI can transform everything from chip architecture to system performance at scale.

Cornelis Networks delivers the world’s highest performance scale-out networking solutions for AI and HPC datacenters. Our differentiated architecture seamlessly integrates hardware, software and system level technologies to maximize the efficiency of GPU, CPU and accelerator-based compute clusters at any scale. Our solutions drive breakthroughs in AI & HPC workloads, empowering our customers to push the boundaries of innovation. Backed by top-tier venture capital and strategic investors, we are committed to innovation, performance and scalability - solving the world’s most demanding computational challenges with our next-generation networking solutions.  

 

We are a fast-growing, forward-thinking team of architects, engineers, and business professionals with a proven track record of building successful products and companies. As a global organization, our team spans multiple U.S. states and six countries, and we continue to expand with exceptional talent in onsite, hybrid, and fully remote roles. 

Cornelis Networks is seeking talented Senior ASIC Design Engineers with deep expertise in one or more of the critical areas needed to develop world-class SoCs for deployment in high-performance computing, advanced data analytics, and AI interconnect solutions. Ideal candidates will have relevant experience in the networking domain, with proven expertise in 50G, 100G, and 400G Ethernet protocols—including TCP/IP, RDMA/RoCE, and IPSec—and their application in high-speed data processing and networking environments.

Key Responsibilities:

  • Implement RTL designs using Verilog/System Verilog for high-speed data paths and packet processing logic. 
  • Collaborate with verification engineers to create block- and system-level test plans to ensure comprehensive design coverage. 
  • Define timing constraints for RTL blocks and work with Physical Design engineers to optimize timing closure. 
  • Support post-silicon validation, collaborating with hardware, firmware, and software teams to debug and resolve ASIC issues. 
  • Contribute to performance optimization and power-aware design strategies for Host Fabric Interface subsystems. 

Minimum Qualifications:

  • B.S. or M.S. degree in Computer Engineering, Electrical Engineering, or related field. 
  • 8+ years of post-college experience in digital design with proficiency in Verilog and System Verilog. 
  • Experience in RTL design for high-speed data paths or packet processing in ASICs. 
  • Deep understanding of Host Ethernet adaptor architectures.  
  • Familiarity with timing closure and modern physical design methodologies. 
  • Proven ability in system-level debug and root cause analysis of technical issues. 
  • Strong verbal and written communication skills. 

Preferred Qualifications:

  • Knowledge of Ethernet architecture and networking protocols. 
  • Prior experience with RTL development for Ethernet host adapters and system debug. 
  • Expertise in multiple clock domain designs and asynchronous interfaces. 
  • 5+ years of experience with scripting languages such as TCL, Python, or Perl. 
  • Familiarity with EDA tools like Design Compiler, Spyglass, or PrimeTime.


Location: This is a remote position for employees residing within the United States.

We offer a competitive compensation package that includes equity, cash, and incentives, along with health and retirement benefits. Our dynamic, flexible work environment provides the opportunity to collaborate with some of the most influential names in the semiconductor industry. 

 

At Cornelis Networks your base salary is only one component of your comprehensive total rewards package. Your base pay will be determined by factors such as your skills, qualifications, experience, and location relative to the hiring range for the position. Depending on your role, you may also be eligible for performance-based incentives, including an annual bonus or sales incentives. 

 

In addition to your base pay, you’ll have access to a broad range of benefits, including medical, dental, and vision coverage, as well as disability and life insurance, a dependent care flexible spending account, accidental injury insurance, and pet insurance. We also offer generous paid holidays, 401(k) with company match, and Open Time Off (OTO) for regular full-time exempt employees. Other paid time off benefits include sick time, bonding leave, and pregnancy disability leave. 

 

Cornelis Networks does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. Cornelis Networks is an equal opportunity employer, and all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity or expression, pregnancy, age, national origin, disability status, genetic information, protected veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Similar Jobs

9 Days Ago
In-Office or Remote
2 Locations
Senior level
Senior level
Software
Support digital hardware specification, design, and implementation, including ASIC physical design, build-controlled releases, hardware and software evolution, documentation, change control, quality standards, and troubleshooting. Improve processes and tools, provide technical guidance, manage project resources, and collaborate with customers on technical requirements. Required expertise includes CMOS technology, physical design flows, EDA tools, scripting, timing and power analysis, Verilog HDL, third-party IP integration, and advanced process nodes.
Top Skills: Cadence InnovusCmosMentor Graphics OlympusPerlPower AnalysisPythonStatic Timing AnalysisSynopsys Ic CompilerTclTsmc 3NmTsmc 5NmVerilog Hdl
17 Days Ago
In-Office or Remote
7 Locations
230K-323K Annually
Senior level
230K-323K Annually
Senior level
Aerospace
Design and verify complex ASICs and SoCs for TeraWave satellite communications. Responsibilities include Verilog/SystemVerilog development, subsystem and top-level integration, formal and functional verification, DSP and modem implementation, ARM and interface integration, timing constraints, FPGA flows, post-silicon bring-up, and support for DFT, LEC, floorplanning, and STA. The role requires close collaboration across front-end, back-end, software, and system teams.
Top Skills: ArmAxiCCdcDdrDftDmaDspEthernetFormal VerificationFpgaLecLintMatlabNetwork-On-Chip (Noc)PcieRdcSerdesSpiStaSystemcSystemverilogVerilog
23 Days Ago
In-Office or Remote
2 Locations
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Lead development and improvement of ASIC integration, build, simulation, CI, and debug infrastructure for high-speed IO GPU IP. Apply automation, metrics, and AI-assisted workflows to improve reliability, turnaround, and debuggability. Collaborate across design, verification, firmware, methodology, and infrastructure teams to root-cause failures and deliver durable process improvements.
Top Skills: AsicCiDebug ToolsPerlPythonRtlSimulationSystemverilogUvmVcsVerdiVerilogXcelium

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account