Develop and verify designs for AI processors, focusing on system-level verification, testbench development, and collaboration with RTL designers.
We’re hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life.
About Us:
Mythic is building the future of AI computing with breakthrough analog technology that delivers 100× the performance of traditional digital systems at the same power and cost. This unlocks bigger, more capable models and faster, more responsive applications - whether in edge devices like drones, robotics, and sensors, or in cloud and data center environments. Our technology powers everything from large language models and CNNs to advanced signal processing, and is engineered to operate from –40 °C to +125 °C, making it ideal for industrial, automotive, aerospace, and defense.
We’ve raised over $100M from world-class investors including Softbank, Threshold Ventures, Lux Capital, and DCVC, and secured multi-million-dollar customer contracts across multiple markets.
The salary range for this position is $120,000–$225,000+ annually. Actual compensation depends on experience, skills, qualifications, and location.
Design Verification at Mythic:
At Mythic, our Design Verification (DV) team is central to ensuring the correctness and reliability of our novel digital dataflow architecture, which includes a sophisticated scheduling subsystem, high-performance interconnect fabric, and advanced DMA engines that work together with our Analog Compute Engines to accelerate AI workloads. DV engineers collaborate closely with RTL design, architecture modeling, custom analog IP, compiler, emulation, and post-silicon teams to ensure the full system operates as intended.
Because today’s AI workloads are too large and intricate to be fully verified in hardware alone, our team takes creative and rigorous approaches—combining simulation, modeling, and innovative verification strategies—to prove that neural networks will function correctly and efficiently. We welcome engineers at all levels of experience who are eager to tackle challenging verification problems and contribute to the success of our breakthrough AI hardware.
Responsibilities
- Hands-on system-level and block-level verification.
- Development of test plans and coverage plans.
- Testbench development and execution using UVM or other advanced DV methodologies.
- Creation of verification infrastructure and flows.
- Leverage architecture models and emulation environments to help verify large AI network functionality on the design.
- Collaborate with RTL designers and architects to verify subsystems such as scheduling fabrics, interconnects, DMA engines, and memory controllers.
Requirements
- Bachelor’s, Master’s, or Ph.D. degree in Electrical Engineering, Computer Engineering, or Computer Science.
- 8+ years of industry experience developing verification testbenches.
- Knowledge of verification methodologies (UVM or similar).
- Solid understanding of computer architecture, including datapaths, memory hierarchies, and interconnects.
- Experience verifying one or more of the following: scheduling subsystems, high-performance interconnects, DMA engines, or memory subsystems.
- Understanding of Verilog, SystemVerilog, and UVM.
- Proven track record of first-pass silicon success.
- Strong communication skills, both written and spoken.
Preferred Qualifications
- Experience with emulation or FPGA prototyping for large-scale designs.
- Knowledge of coverage-driven verification and advanced stimulus generation techniques.
- Exposure to formal verification methods and tools.
- Familiarity with power-aware and performance-driven verification flows.
- Prior experience verifying AI, DSP, or other highly parallel architectures.
- Strong scripting skills (Python or similar) for automation and infrastructure development.
At Mythic, we foster a collaborative and respectful environment where people can do their best work. We hire smart, capable individuals, provide the tools and support they need, and trust them to deliver. Our team brings a wide range of experiences and perspectives, which we see as a strength in solving hard problems together. We value professionalism, creativity, and integrity, and strive to make Mythic a place where every employee feels they belong and can contribute meaningfully.
Mythic AI Redwood, California, USA Office
333 Twin Dolphin Drive, Ste 300, Redwood, United States, 94065
Similar Jobs
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Develop and verify FPGA designs for electronic warfare systems using SystemVerilog/UVM and/or VHDL testbenches. Create constrained-random test plans, analyze coverage metrics, develop reusable Verification IP, improve verification methodologies, and collaborate with engineers across multiple locations. The role requires executing tasks to schedule, supporting multiple projects, and working full-time onsite.
Top Skills:
AsicBitbucketC++CadenceDigital Signal ProcessingFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
Hardware • Internet of Things • Software • Wearables • Semiconductor
Own end-to-end digital design verification for complex SoCs at block, subsystem, and full-chip levels. Develop UVM/SystemVerilog testbenches, verification plans, constrained-random and directed tests, scoreboards, coverage models, and C/C++ SoC validation libraries. Automate regressions and reporting, debug failures, perform root-cause analysis, and collaborate with architecture, design, and software teams. The role requires managing verification milestones, risks, and deliverables through multiple successful tape-outs.
Top Skills:
AhbAmbaApbArmAxiCC++Code CoverageConstrained-Random VerificationDmaFunctional CoverageMakefilePerlPythonRisc-VScoreboardingSocSystemverilogUvmUvm-Based TestbenchesVerilog
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Develops verification plans, simulation environments, test cases, and coverage strategies for AI silicon IPs, subsystems, and SoCs. Collaborates with architecture, design, and verification teams to debug hardware designs and close functional and code coverage. Preferred experience includes UVM, AXI, embedded processors, secure hardware, FPGA or emulation, RTL, Assembly, linker scripts, and Makefiles.
Top Skills:
AssemblyAxiEmbedded ProcessorsFpgaHardware EmulationLinker ScriptsMakefilesRtlSocUvm
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
