Samsung Semiconductor, Inc. Logo

Samsung Semiconductor, Inc.

Senior Engineer, PLL Design

Posted One Month Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
138K-206K Annually
Senior level
In-Office
San Jose, CA, USA
138K-206K Annually
Senior level
Design and develop high-performance PLL and clock-generation circuits for RF transceivers, SerDes, and high-speed I/O applications. Responsibilities include PLL building-block design, system modeling, noise and jitter analysis, transistor-level verification, silicon correlation, mixed-signal calibration logic, critical layout guidance, and laboratory characterization of silicon prototypes.
The summary above was generated by AI

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. 

Advancing the World’s Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. 

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. 

Advancing the World’s Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. 

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.

Samsung Semiconductor Inc. (SSI) is advancing the world’s technology. As a leader in Memory, System, LSI and LCD technologies, our US teams contribute to breakthroughs in 5G, SOC, memory and display. With our global perspective and diversity of thought, we proudly serve our customers around the world. We are looking for team members who share our commitment to learning and growth and excel when collaborating within and across teams.

Samsung Semiconductor Inc is looking for a talented Senior/Staff PLL Designer with strong background and hands-on experience in PLL and clock generation circuit design. The candidate will work on the design and development of high-performance PLL and clocking subsystems for RF transceivers, SerDes, and high-speed I/O applications in advanced deep-submicron CMOS technologies.

What You’ll Do

  • Design PLLs and clock generation circuits (integer-N, fractional-N, digital PLLs, clock multipliers/dividers) for RF and SerDes applications
  • Design critical PLL building blocks including VCO/DCO, charge pumps, loop filters, phase/frequency detectors, dividers, and phase interpolators
  • Perform PLL system-level modeling, noise analysis, and jitter budgeting using Matlab/Simulink
  • Drive design verification including transistor-level simulation, Monte Carlo analysis, and silicon correlation
  • Collaborate with digital, layout, and systems teams to deliver PLL IPs meeting performance, power, and area targets
  • Support bring-up, characterization, and debug of silicon prototypes in the lab

What You Bring

  • Bachelor’s with 5+ years of experience or  Master's with 3+ years of experiences or PhD with 0 years of experience in a related field.
  • Extensive hands-on experience designing PLLs in deep sub-micron CMOS (5nm-28nm), including at least one of: integer-N, fractional-N, digital PLL, or sub-sampling PLL topologies
  • Deep understanding of PLL system theory: phase noise, jitter, loop dynamics, reference spurs, and fractional spurs
  • Proficiency in IC design CAD tools such as Spectre, SpectreRF, and AMS simulator
  • Strong Matlab/Simulink skills for behavioral modeling and system-level analysis
  • Familiarity with Verilog/SystemVerilog for mixed-signal simulation
  • Solid understanding of layout-sensitive design and ability to guide critical PLL layout (LC tank, charge pump, reference path)
  • Lab characterization experience: phase noise measurement, jitter analysis, and spectrum analysis equipment
  • Experience with RTL design (Verilog/SystemVerilog) to implement PLL-related digital calibration circuits, including frequency calibration, phase calibration, and background self-calibration logic
  • Excellent problem-solving, analytical, and communication skills

What We Offer
The pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job-related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance. 

This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.
Enjoy Time Away You’ll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.
Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, caregiver support, and medical travel support.
Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you’ll have support no matter where you are.
Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.
Embrace Flexibility Benefits are best when you have the space to use them. That’s why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range
$138,000—$206,000 USD

Equal Opportunity Employment Policy 

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.

When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Our Commitment to Innovation and Fairness

At Samsung Semiconductor, we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However, AI is used as a support tool, not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically.

Recruiting Agency Policy

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.

Applicant AI Use Policy 

At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation, grammar, and research, but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines, we reserve the right to pause or end the interview, and your candidacy may be disqualified.

Trade Secret Notice

By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.


Applicant Privacy Policy
https://semiconductor.samsung.com/about-us/careers/us/privacy/

HQ

Samsung Semiconductor, Inc. San Jose, California, USA Office

San Jose, CA, United States

Samsung Semiconductor, Inc. Milpitas, California, USA Office

Milpitas, United States

Samsung Semiconductor, Inc. Santa Clara, California, USA Office

Santa Clara, United States

Similar Jobs

17 Days Ago
In-Office
San Jose, CA, USA
138K-206K Annually
Senior level
138K-206K Annually
Senior level
Semiconductor • Manufacturing
Design and develop high-performance PLL and clock-generation circuits for RF transceivers, SerDes, and high-speed I/O applications. Responsibilities include designing PLL building blocks, system modeling, noise and jitter analysis, transistor-level verification, Monte Carlo simulation, silicon correlation, mixed-signal calibration logic, layout guidance, and laboratory characterization of prototypes. Collaborate with digital, layout, and systems teams to deliver power-, area-, and performance-optimized PLL IP.
Top Skills: Ams SimulatorDeep-Submicron CmosMatlabPllRtlSimulinkSpectreSpectrerfSystemverilogVerilog
47 Minutes Ago
Hybrid
124K-155K Annually
Senior level
124K-155K Annually
Senior level
Digital Media • eCommerce • Gaming • Mobile • News + Entertainment
Leads integrated campaign operations across the United States, Canada, Australia, and New Zealand. Plans campaigns, manages briefs, schedules, creative assets, localization, approvals, dependencies, budgets, and launch readiness. Coordinates cross-functional teams across marketing, creative, content, growth, social, lifecycle, analytics, and global centers of excellence. Improves campaign workflows, develops playbooks, tracks performance, and provides executive-ready updates while mentoring project partners.
Top Skills: AirtableAsanaFigmaWrike
An Hour Ago
Hybrid
135K-200K Annually
Expert/Leader
135K-200K Annually
Expert/Leader
Aerospace • Artificial Intelligence • Hardware • Machine Learning • Software • Defense • Manufacturing
Leads digital design for True Anomaly’s website, editorial publication, campaigns, launches, and interactive brand experiences. Develops responsive designs, design systems, prototypes, information architecture, and interaction models from concept through launch. Partners with developers, content teams, marketing, and creative leadership to ensure accessible, performant, high-quality digital experiences. Also directs agencies and creative partners, evaluates post-launch performance, and explores emerging formats such as creative coding, generative design, data visualization, and 3D.
Top Skills: Content Management Systems (Cms)Figma

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account