Intuitive Logo

Intuitive

Senior FPGA Design Verification Engineer

Reposted 14 Days Ago
Be an Early Applicant
In-Office
Sunnyvale, CA, USA
Senior level
In-Office
Sunnyvale, CA, USA
Senior level
Verify FPGA designs for RTL functional correctness on surgical systems. Create test plans, UVM testbenches, constrained-random stimulus, coverage models; debug failures, track bugs, and close coverage with the design team.
The summary above was generated by AI
Company Description

It started with a simple idea: what if surgery could be less invasive and recovery less painful? Nearly 30 years later, that question still fuels everything we do at Intuitive. As a global leader in robotic-assisted surgery and minimally invasive care, our technologies—like the da Vinci surgical system and Ion—have transformed how care is delivered for millions of patients worldwide.

We’re a team of engineers, clinicians, and innovators united by one purpose: to make surgery smarter, safer, and more human. Every day, our work helps care teams perform with greater precision and patients recover faster, improving outcomes around the world.

The problems we solve demand creativity, rigor, and collaboration. The work is challenging, but deeply meaningful—because every improvement we make has the potential to change a life.

If you’re ready to contribute to something bigger than yourself and help transform the future of healthcare, you’ll find your purpose here.

Job Description

Roles & Responsibilities

  • Verification of FPGA’s on daVinci systems for RTL functional correctness
  • Starting from test-planning to closing verification using coverage metrics
  • Hands-on testbench development UVM
  • Work closely with the design team to review specifications and architecture, extract features, define verification plan & coverage model
  • Write constrained random stimulus and Implement functional cover groups
  • Debugging failures, bug tracking, and analyze and close coverage

Qualifications

Required Education, Skills & Experience

  • Advanced knowledge of HVL methodology (UVM)
  • Expertise in HVL and HDL (SystemVerilog, Verilog)
  • Experience defining coverage space and writing coverage models
  • Team player with excellent communication skills and the desire to take on diverse challenges
  • Experience writing scripts in languages such as Perl/Python
  • Solid verification skills in problem solving, constrained random testing, and debugging
  • Experience with Emulation/FPGA prototyping and Formal is a plus
  • Experience with ML-assisted flows, and agentic-AI automation frameworks to accelerate coverage closure, improve debug efficiency, and enhance overall verification throughput

Additional Information

Due to the nature of our business and the role, please note that Intuitive and/or your customer(s) may require that you show current proof of vaccination against certain diseases including COVID-19.  Details can vary by role.

Intuitive is an Equal Opportunity Employer. We provide equal employment opportunities to all qualified applicants and employees, and prohibit discrimination and harassment of any type, without regard to race, sex, pregnancy, sexual orientation, gender identity, national origin, color, age, religion, protected veteran or disability status, genetic information or any other status protected under federal, state, or local applicable laws.

Mandatory Notices

U.S. Export Controls Disclaimer:  In accordance with the U.S. Export Administration Regulations (15 CFR §743.13(b)), some roles at Intuitive Surgical may be subject to U.S. export controls for prospective employees
who are nationals from countries currently on embargo or sanctions status.

Certain information you provide as part of the application will be used for purposes of determining whether Intuitive Surgical will need to (i) obtain an export license from the U.S. Government on your behalf (note: the government’s licensing process can take 3 to 6+ months) or (ii) implement a Technology Control Plan (“TCP”) (note: typically adds 2 weeks to the hiring process).  

For any Intuitive role subject to export controls, final offers are contingent upon obtaining an approved export license and/or an executed TCP prior to the prospective employee’s
start date, which may or may not be flexible, and within a timeframe that does not unreasonably impede the hiring need. If applicable, candidates will be notified and instructed on any requirements for these purposes. 

We will consider for employment qualified applicants with arrest and conviction records in accordance with fair chance laws.

Preference will be given to qualified candidates who do not reside, or plan to reside, in Alabama, Arkansas, Delaware, Florida, Indiana, Iowa, Louisiana, Maryland, Mississippi, Missouri, Oklahoma, Pennsylvania, South Carolina, or Tennessee.

This position may be filled at a different job level than listed here depending on
business need and/or on the selected candidate’s experience, knowledge and skills.
Compensation will be based primarily on the job level at which the role is filled and the
candidate’s qualifications, consistent with applicable law.

We provide market-competitive compensation packages, inclusive of base pay, incentives, benefits, and equity. It would not be typical for someone to be hired at the top end of range for the role, as actual pay will be determined based on several factors, including experience, skills, and qualifications. The target compensation ranges are listed.

HQ

Intuitive Sunnyvale, California, USA Office

1020 Kifer Road, Sunnyvale, CA, United States, 94086

Similar Jobs

130K-222K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Lead design verification for FPGA/ASIC signal-processing and control systems: plan and build SystemVerilog/UVM/OVM/VHDL self-checking, constrained-random testbenches; develop test plans; collect/analyze coverage; create reusable VIP; lead and mentor DV teams; drive process improvements and execute schedules.
Top Skills: AsicBitbucketC++CadenceFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
21 Days Ago
In-Office or Remote
7 Locations
157K-220K Annually
Senior level
157K-220K Annually
Senior level
Aerospace
Design and verify FPGA-based modem and physical-layer implementations for space communications. Architect RTL for SoC FPGAs, implement DSP/modem functions, develop UVM/self-checking verification, perform timing closure and hardware bring-up, and support radiation-tolerant, high-reliability aerospace designs.
Top Skills: CC++FpgaHilIntel/Altera ToolchainsRtlSimulation ToolsSoc FpgaSystemverilogUvmVerilogVhdlXilinx/Amd Toolchains
12 Minutes Ago
Remote or Hybrid
7 Locations
123K-223K Annually
Mid level
123K-223K Annually
Mid level
eCommerce • Fintech • Hardware • Payments • Software • Financial Services
Field-driven Territory Account Executive responsible for full-cycle sales: 80% in-market activity with 50-60 weekly visits, self-sourced pipeline, demos, closing deals across Square products, building partnerships and vertical expertise, tracking activity in Salesforce, and consistently exceeding quota.
Top Skills: AfterpaySalesforceSquare

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account