Unigen Corporation Logo

Unigen Corporation

Senior Hardware Design Engineer

Posted One Month Ago
Be an Early Applicant
In-Office
Newark, CA, USA
130K-150K Annually
Senior level
In-Office
Newark, CA, USA
130K-150K Annually
Senior level
Design and validate high-density PCBs for AI accelerator carrier and host boards. Lead schematic capture, high-speed interface optimization (DDR4/5, PCIe Gen5/6), PDN and thermal coordination, lab bring-up, debugging, yield root-cause analysis, and reliability improvements for hyperscale deployments.
The summary above was generated by AI

About Unigen
Unigen is a global technology company providing innovative electronics manufacturing and product solutions to customers across diverse industries. With decades of industry experience and operations in key global markets, we combine engineering expertise, advanced manufacturing capabilities, and responsive customer service to deliver reliable, high-quality solutions—from product development through production and fulfillment.

Location and Work Arrangement
This position is based in Newark, California and is onsite.

Benefits
Unigen offers a competitive compensation and benefits package, including medical, dental, and vision coverage; a 401(k) plan; paid time off; paid holidays; and professional development opportunities. Benefits are subject to eligibility requirements and applicable plan terms.

Location: Newark, CA
Job Title:
Senior Hardware Design Engineer
Reports To: Sr. Director, Hardware & Systems Engineering
Job Function: R & D Engineering

Job Overview: The Senior Hardware Design Engineer architectures, designs, and validates the next generation of high-performance computing platforms tailored for deep-learning infrastructure. This role owns the full lifecycle of complex, high-density PCBs, from schema capture to advanced board-level physical implementation. Positioned at the critical intersection of high-speed digital logic, severe power transience, and extreme thermal dynamics, the engineer ensures maximum system reliability for hyperscale AI deployments.

Primary Responsibilities: 

  • Accelerator System Design: Architect and implement high-density printed circuit board (PCB) for AI accelerator carrier cards, high-performance host boards, and deep-learning infrastructure.
  • Design & Architecture: Own full-lifecycle schematic capture and design optimization for high-density, complex printed circuit boards.
  • High-Speed Interface Engineering: Implement, simulate, and optimize high-speed digital and analog circuits using interfaces like DDR4, DDR5, and PCIe Gen 5/6.
  • Power & Signal Integrity: Define and optimize robust board-level power distribution networks (PDN) capable of managing massive, transient current steps driven by modern AI logic gates.
  • Thermal & Mechanical Reviews: Conduct joint architecture studies with thermal and mechanical engineers to balance extreme compute thermal dissipation with mechanical envelope constraints.
  • Validation & Lab Bring-Up: Lead the hands-on bring-up, diagnostic debugging, and physical validation of complex pre-production accelerator hardware systems.
  • Yield & Reliability Management: Drive root-cause analyses on structural anomalies discovered during test phases, applying corrective iterations to guarantee target field reliability inside hyperscale deployments.

Qualifications:

  • Bachelor’s degree in electrical engineering or related field.
  • 10+ years of experience as electrical engineer designing high speed digital and analog circuitry on complex high density printed circuit board.
  • 5+ years of experience in designing high density boards with fine pitch components and high-density connectors, including expertise in high-speed interfaces such as DDR4, DDR5, PCIe Gen5/6 and microcontrollers and processors.
  • Hand-on experience accomplishing system level validation in complex hardware/software environment.
  • Strong hand-on debugging skills across system, firmware and hardware domains.
  • Proficiency with scripting/programming in python, C or similar languages and understanding product validation methodologies, such as EVT and DVT.

Preferred Qualifications

  1. DDR4/5 modules, SSD and enterprise storage products design and validation experience.
  2. Strong understanding of high speed SERDES, equalization technology and PCIe protocols.
  3. Strong debugging experience using lab tools such as protocol analyzers, oscilloscopes and logic analyzers.
  4. Mentoring experience or technical leadership in validation team.
  5. Familiarity with industry certifications, compatibility testing and qualification processes.
  6. Proficient in collaborating with teams and suppliers to deliver quality products on tights schedules.
HQ

Unigen Corporation Newark, California, USA Office

39730 Eureka Dr, Newark, California, United States, 94560 4808

Similar Jobs

9 Days Ago
In-Office or Remote
5 Locations
136K-275K Annually
Senior level
136K-275K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Consulting
Designs and validates electrical and electronic components, subsystems, integrated circuitry, and hardware solutions. Develops test plans covering tolerances, form, fit, function, shock, vibration, EMI, safety, reliability, thermal performance, and power. Performs feasibility, margin, validation, modeling, and empirical analyses; collaborates with internal and outsourced engineering partners; evaluates production reliability and supports prototype fabrication for reliable, cost-effective products.
Top Skills: Electrical Hardware DesignElectrical Safety TestingElectromagnetic Interference (Emi)Electronic ComponentsIntegrated CircuitryShock And Vibration TestingSystem Power MeasurementThermal Management
Yesterday
Hybrid
Sunnyvale, CA, USA
200K-290K Annually
Senior level
200K-290K Annually
Senior level
Artificial Intelligence • Hardware • Software • Semiconductor
Design and develop high-performance ASIC RTL for Cerebras wafer-scale AI processors. Responsibilities include functional specification, microarchitecture, RTL development, synthesis, front-end and third-party IP integration, PPA optimization, verification and DFT collaboration, silicon bring-up debugging, and coordination with software, systems, physical design teams, and external vendors.
Top Skills: AsicEthernetFloorplanningFpgaPciePlace And RoutePythonRdmaRtlSerdesSynthesisTclTcp/IpTiming Analysis
2 Days Ago
In-Office
San Jose, CA, USA
180K-200K Annually
Senior level
180K-200K Annually
Senior level
Manufacturing
Leads the architecture, design, validation, and debugging of high-speed PCB-based imaging platforms, CMOS image sensor systems, board-level cameras, and X-ray camera electronics. Responsibilities include signal and power integrity, sensor integration, USB-C interoperability, hardware bring-up, failure analysis, technical leadership, design reviews, engineering standards, mentoring, and potential team management.
Top Skills: Altium DesignerC-PhyCadence AllegroCmos Image SensorsD-PhyDifferential Pair RoutingEmi/EmcHigh-Speed Digital HardwareImpedance ControlLogic AnalyzersLvdsMipi Csi-2OscilloscopesPcb DesignPower IntegrityProtocol AnalyzersSignal IntegritySlvsSlvs-EcUsb-C

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account