Cornelis Networks Logo

Cornelis Networks

Senior Manager, ASIC Design Engineering

Posted 2 Days Ago
Be an Early Applicant
In-Office or Remote
Hiring Remotely in San Jose, CA, USA
Senior level
In-Office or Remote
Hiring Remotely in San Jose, CA, USA
Senior level
Lead and grow the RTL design engineering team to deliver next-generation networking ASICs. Own RTL schedules, coordinate cross-functional execution (DV, emulation, physical design), manage headcount and hiring, mitigate schedule risks, and ensure tape-out readiness while optimizing PPA and subsystem integration.
The summary above was generated by AI

At Cornelis we’re building the future of AI and HPC networking with an AI-first approach to silicon and software development. We’re seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are motivated to push the boundaries on how AI can transform everything from chip architecture to system performance at scale.

At Cornelis we’re building the future of AI and HPC networking with an AI-first approach to silicon and software development. We’re seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are motivated to push the boundaries on how AI can transform everything from chip architecture to system performance at scale.

Cornelis Networks delivers the world’s highest performance scale-out networking solutions for AI and HPC datacenters. Our differentiated architecture seamlessly integrates hardware, software and system level technologies to maximize the efficiency of GPU, CPU and accelerator-based compute clusters at any scale. Our solutions drive breakthroughs in AI & HPC workloads, empowering our customers to push the boundaries of innovation. Backed by top-tier venture capital and strategic investors, we are committed to innovation, performance and scalability - solving the world’s most demanding computational challenges with our next-generation networking solutions.  

We are a fast-growing, forward-thinking team of architects, engineers, and business professionals with a proven track record of building successful products and companies. As a global organization, our team spans multiple U.S. states and six countries, and we continue to expand with exceptional talent in onsite, hybrid, and fully remote roles. 

Cornelis Networks is looking for a Senior ASIC Design Engineering Manager to lead and grow our RTL design engineering team. Reporting to the VP of ASIC Engineering, with direct exposure to executive leadershipthis leader will manage a team of talented design engineers and drive full-lifecycle development of Cornelis’ next-generation, high-performance networking ASICsThe role is accountable for building and driving RTL implementation schedules across all SoC subsystems and full-chip milestones. Success requires deep hands-on expertise in advanced RTL design implementation, methodologies, and SoC flowsfrom microarchitecture definition through RTL deliverytape-out readiness, and cross-functional execution with Architecture, Design Verification, Emulation, and Physical DesignThis leader will also own headcount planninghiring, and organizational strategy to build a nimble, efficient, world-class design team. Exposure to AI-based design flows and methodology is preferred. 

This role is intended for a senior engineering leader who can combine hands-on ASIC RTL design expertise with disciplined program execution, cross-functional coordination, and team building at scale. 

Key Responsibilities 

  • Own ASIC RTL delivery schedules across major milestones by tracking, monitoring, and reporting progress against committed plans. 
  • Utilize data-driven insights to predict schedule risks and proactively reallocate human resources to keep the project on track. 
  • Align RTL delivery schedules with DV and emulation enablement and manage feedback loops and dependencies efficiently. 
  • Facilitate physical design handoffs by ensuring design teams provide high-quality RTL and constraints that minimize timing-closure iterations. Track physical design feedback and delivery schedules to support physical design signoff and tape-out milestones. 
  • Lead long-term headcount planning and organizational design for the ASIC department. Identify skill gaps and execute global talent acquisition strategies that support the product roadmap. 

Minimum Qualifications 

  • 15+ years in the semiconductor industry, preferably in high performance designs on advanced technology nodes, with at least 5 years in people management 
  • B.S. or M.S. in Computer Engineering, Electrical Engineering, or related technical field, or equivalent practical experience 
  • Deep understanding of the interaction between Design, Verification, Emulation, and Physical Design teams. You must know "how the work gets done" to manage the people doing it. 
  • Proven ability to lead large engineering organizations through multiple full-cycle ASIC product launches in a remote environment. Ability to coordinate across multiple projects, manage risks and escalations, and work under tight schedules and budget constraints. 
  • Strong technical expertise in microarchitecture development, RTL coding (Verilog/System Verilog), synthesis, STA/timing closure, physical design, and verification methodologies. 
  • Exposure to one or more industry standards/protocol stacks such as PCIe, Ethernet, UCIe, UALink. 
  • Demonstrated ability to optimize designs for PPA (power, performance, area) and to integrate major subsystems (interconnect, I/O, memory). 

Preferred Qualifications 

  • Exposure to AI based design implementation and verification flows, scripting for automation, milestone tracking and flow integration  
  • Experience building globally distributed ASIC design teams and scaling engineering practices in a remote environment.

Location: This is a remote position for employees residing within the United States.

We offer a competitive compensation package that includes equity, cash, and incentives, along with health and retirement benefits. Our dynamic, flexible work environment provides the opportunity to collaborate with some of the most influential names in the semiconductor industry.  

At Cornelis Networks your base salary is only one component of your comprehensive total rewards package. Your base pay will be determined by factors such as your skills, qualifications, experience, and location relative to the hiring range for the position. Depending on your role, you may also be eligible for performance-based incentives, including an annual bonus or sales incentives. 

In addition to your base pay, you’ll have access to a broad range of benefits, including medical, dental, and vision coverage, as well as disability and life insurance, a dependent care flexible spending account, accidental injury insurance, and pet insurance. We also offer generous paid holidays, 401(k) with company match, and Open Time Off (OTO) for regular full-time exempt employees. Other paid time off benefits include sick time, bonding leave, and pregnancy disability leave. 

Cornelis Networks does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. Cornelis Networks is an equal opportunity employer, and all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity or expression, pregnancy, age, national origin, disability status, genetic information, protected veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. 

Similar Jobs

An Hour Ago
Remote
United States
140K-140K Annually
Senior level
140K-140K Annually
Senior level
Security • Cybersecurity
Serve as primary post-sales contact to drive onboarding, adoption, retention, and expansion for industrial cybersecurity customers. Build relationships, define success metrics, manage churn risk, monitor account health, execute success plans, maintain SFDC records, and collaborate with sales, TAMs, services, intelligence, and support.
Top Skills: Dragos PlatformSfdc (Salesforce)Worldview Threat Intelligence
An Hour Ago
In-Office or Remote
United States
177K-294K Annually
Senior level
177K-294K Annually
Senior level
Artificial Intelligence • Healthtech • Machine Learning • Natural Language Processing • Biotech • Pharmaceutical
Lead site management and monitoring across assigned countries/clusters/regions, ensuring site start-up, quality, regulatory and GCP compliance. Line-manage SCP/CRA/monitors, oversee FSP/CRO delivery, build investigator and stakeholder relationships, drive strategic initiatives (e.g., DCT readiness, virtual monitoring), manage resources and risks, and provide regional insights to optimize clinical trial conduct and timelines.
2 Hours Ago
Remote or Hybrid
United States
100K-180K Annually
Senior level
100K-180K Annually
Senior level
Cloud • Insurance • Payments • Software • Business Intelligence • App development • Big Data Analytics
Lead intake, roadmap, and governance for an AI automation/platform team. Harden and ship business-built AI apps to production with secure GCP platforms, define acceptance criteria and responsible-AI gates, manage vendor buy-vs-build decisions, drive adoption, measure outcomes, and manage AI economics and stakeholder communication.
Top Skills: AgentforceAuth/IdentityAWSAzureCi/CdDpaFinopsGCPIso 27001LlmsMlopsMonitoringNetSuiteSalesforceSecrets ManagementSlackSoc 2SQL

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account