NVIDIA Logo

NVIDIA

Senior Physical Design and Timing Engineer

Posted 15 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
Drive physical design and timing for high-frequency, low-power CPUs/GPUs/SoCs from RTL to GDS2. Perform synthesis, STA, timing constraint generation, timing convergence, placement/routing optimizations, ECO implementation, DFT closure, and cross-team methodology improvements to achieve timing and power targets.
The summary above was generated by AI

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.


We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing! More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities which are hard to tackle, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human inventiveness and intelligence.

What you'll be doing:

  • Drive physical design and timing of high-frequency and low-power NVIDIA CPUs, GPUs, LPUs and SoCs at block level, cluster level, and/or full chip level.
  • Help in driving frontend and backend implementation from RTL to gds2, including synthesis, equivalence checking, floor-planning, timing constraints, timing and power convergence, and ECO implementation.
  • Work in a cross-functional environment interacting with multiple teams.
  • Apply knowledge and experience to improve the convergence flows working with the Methodology Team.

What we need to see:

  • BS (or equivalent experience) in Electrical or Computer Engineering with 5+ years experience or MS (or equivalent experience) with 3+ years experience in Synthesis and Timing
  • Solid experience in full-chip/sub-chip Static Timing Analysis (STA), timing constraints generation and management, and timing convergence.
  • Experience in critical path planning and crafting needed.
  • Hands on experience in logic synthesis and equivalence checking/FV. Good understanding of hardware architecture and hands-on skills in RTL/logic design for timing closure.
  • Expertise in physical design and optimization e.g. placement, routing, cell sizing, buffering, logic restructuring, etc. to improve timing and power, along with a background in implementing them through ECOs.
  • Understanding of DFT logic and hands-on experience in design closure.
  • Expertise in analyzing and converging crosstalk delay, noise glitch, and electrical/manufacturing rules in deep-sub micron processes.
  • Knowledge in process variation effect modeling and experience in design convergence taking into account variations.
  • Expertise and in-depth knowledge of industry standard EDA tools.
  • Proficiency in programming and scripting languages, such as, Perl, Tcl, Make, Python, etc.

Ways to stand out from the crowd:

  • Background in high-performance design, such as CPU, GPU, LPU, implementation and timing convergence, this is a plus
  • Experience with DFT timing closure for various modes e.g. scan shift and capture, transition faults, BIST, etc.
  • Experience in methodology and/or flow development/automation.

NVIDIA is widely considered to be the leader of AI computing, and one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you.


Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/ 


#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until July 5, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

Similar Jobs

13 Minutes Ago
In-Office
Senior level
Senior level
Aerospace • Artificial Intelligence • Machine Learning • Robotics • Software
Coordinate and prioritize depot maintenance for VBAT aircraft by ensuring parts, tools, ground support equipment, and information are available. Track aircraft status, order and expedite parts, remove execution roadblocks, maintain production trackers and reporting, and support cross-functional planning to return aircraft to service safely and efficiently.
20 Minutes Ago
In-Office
Senior level
Senior level
Artificial Intelligence • Cloud • Information Technology • Energy • Infrastructure as a Service (IaaS)
Serve as an embedded strategic HR business partner advising senior leaders on organizational design, workforce planning, and high-complexity employee relations. Lead performance calibration, succession planning, leadership coaching, investigations, and risk mitigation. Use people data to improve engagement, retention, and workforce health while partnering with COEs to ensure consistent talent, compensation, and development program execution.
20 Minutes Ago
In-Office
Mid level
Mid level
Artificial Intelligence • Cloud • Information Technology • Energy • Infrastructure as a Service (IaaS)
Provide HR business partner support to assigned teams: coach managers, handle medium-complexity employee relations, support performance management, drive engagement and culture, partner with COEs to deliver programs, and maintain people data and reporting.

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account