NVIDIA Logo

NVIDIA

Senior Signal and Power Integrity Engineer

Posted 8 Days Ago
Be an Early Applicant
Hybrid
Santa Clara, CA, USA
136K-265K Annually
Senior level
Hybrid
Santa Clara, CA, USA
136K-265K Annually
Senior level
Designs and simulates signal and power integrity solutions for high-performance AI systems, GPUs, graphics cards, and Tegra systems. Responsibilities include power delivery network modeling across dies, packages, boards, and regulators; creating PDN guidelines; conducting post-layout extractions; and collaborating with VLSI, package, PCB, ASIC, and mixed-signal teams. The role requires expertise in power integrity, electromagnetics, transmission lines, regulator modeling, decoupling, and industry simulation tools.
The summary above was generated by AI

We are now looking for a Senior Signal & Power Integrity Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work, to amplify human imagination and intelligence. This is a dynamic team working with state of the art, unique technology. If you are someone that loves a challenge, come join this diverse team and help move the needle!

What you'll be doing:

  • Work on crafting creative Signal and Power Integrity solutions to complex system design problems.

  • System-level power integrity simulations of high-performance AI systems, graphic cards, and Tegra systems.

  • Work closely with VLSI power teams and package/board design teams to design, optimize, and model power delivery networks (PDN) including dies, packages, boards, and voltage regulators.

  • Package and board PDN guidelines creation, review, and post layout PI extractions.

  • Opportunity to work in a dynamic cross-functional role to optimize package, PCB, ASIC, mixed signal circuit.

What we need to see:

  • MS/PhD in Electrical Engineering or equivalent experience.

  • 4+ years of industry experience.

  • Strong technical background in applied electromagnetics, transmission line theory, and signal processing is highly valued.

  • Experience in power integrity for core power or I/O power.

  • Strong understanding of how die/package/board decoupling impacts power supply noise across different frequency ranges.

  • Knowledge of on-die current di/dt control techniques such as dynamic clocking and throttling.

  • Familiarity with the SIMPLIS tool for regulator modeling; experience in modeling the behavior of on-die di/dt control techniques is highly preferred.

  • Hands-on experience with PowerSI, 3D modeling tools such as ANSYS HFSS/Q3D, 2.5D tools such as ANSYS SIwave (or similar), and 2D tools such as Ansys 2D

Ways to stand out from the crowd:

  • Good understanding of how regulators work and expertise in regulator modeling.

  • Knowledge of package/board/decoupling capacitor technology & design.

  • Scripting for analysis automation

#LI-Hybrid

Your base salary will be determined based on your location, experience, and other objective job-related factors. The expected base salary ranges for this position are:
136,000 USD – 218,500 USD for Level 3; and 168,000 USD – 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until November 3, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

Similar Jobs

11 Hours Ago
In-Office
Mountain View, CA, USA
196K-242K Annually
Senior level
196K-242K Annually
Senior level
Automotive
Lead signal and power integrity engineering across product and subsystem development. Responsibilities include SIPI planning, stack-up specifications, PCB and interface layout audits, simulation, design sign-off, lab measurement correlation, model enhancement, and debugging. The role also researches advanced SI/PI technologies and collaborates with cross-functional teams to resolve hardware integrity challenges.
Top Skills: AdsCanCan-FdGmslHfssHspiceLpddrxLvdsOscilloscopesPcbPower IntegrityPowersiPythonSerdesSignal IntegritySiwaveSoc Power IntegrityTclTdrVnaXgbase-T1
8 Days Ago
Hybrid
Santa Clara, CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Develop system-level signal and power integrity solutions for high-speed interfaces and power delivery networks across packages and PCBs. Perform 3D electromagnetic modeling, simulations, lab measurements, model correlation, automation, and data analysis. Collaborate cross-functionally on package, PCB, ASIC, and mixed-signal circuit optimization, including timing and loss budgets.
Top Skills: Ansys HfssAnsys Q3DAnsys SiwaveDsoGddr6JmpLpddr5XMatlabNvidia NvlinkParbertPcie 5Spectrum AnalyzerSpiceTdrUsb4Vna
17 Days Ago
In-Office
Santa Clara, CA, USA
178K-266K Annually
Senior level
178K-266K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Senior technical authority for signal integrity and power integrity across Marvell Ethernet switch and UALink customer platforms. Responsibilities include high-speed SerDes channel modeling, layout guidance, post-layout simulation, compliance testing, SerDes tuning, PDN analysis, lab debug, customer and ODM design reviews, technical training, and reference-design validation. The role influences silicon and platform roadmaps, supports production deployment, mentors engineers, and represents Marvell in customer and industry forums.
Top Skills: Ansys HfssAnsys SiwaveBertsCadence ClarityCadence PowersiCadence SigrityChannel ExtractionEthernetHigh-Speed Compliance TestingJitter AnalyzersNrzPam4Pdn SimulationPower IntegrityReal-Time OscilloscopesSampling OscilloscopesSerdesSignal IntegrityTdrUalinkVnas

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account