Design and optimize transistor-level analog and mixed-signal circuits for CMOS image sensors. Perform block, transistor-level, and whole-chip simulations; oversee floor planning and layout using Cadence Virtuoso and Calibre. Define sensor readout timing, collaborate with verification, process, test, and applications teams, and debug and characterize fabricated sensors. Research new circuits, develop innovative solutions, and support products from concept through release.
- Work on detailed transistor level design of analog and mixed signal circuits for CMOS image sensors.
- Oversee the floor plan and layout to make sure design responded as designed.
- Perform the whole chip simulation along with the block level, transistor level schematic simulations.
- Work with system timing designer to define sensor readout timing control.
- Perform the block level and transistor level layout design and optimize sensor array readout circuits using CAD tools like Cadence Virtuoso and Calibre.
- Collaborate with verification, process, test, and application engineers to debug, characterize and optimize performance of fabricated image sensors and successfully bring new products from initial concept through release.
- Propose innovative and creative solutions where necessary to meet customer needs.
- R&D new circuit to be ahead of current technology.
- Determine methods and procedures on new assignments and coordinate activities with other personnel.
Requirements:
Master’s degree or foreign equivalent degree in Electrical Engineering, Electronics Engineering or a closely related field.
Require three years of experience in CMOS image sensor products related.
The experience shall include:
- Transistor level design of analog and mixed signal circuits for CMOS image sensors.
- Whole chip simulation with the block level, transistor level schematic simulations.
- Block level and transistor level layout design and optimization of sensor array readout circuits using CAD tools like Cadence Virtuoso and Calibre.
- Collaboration with verification, process test and application engineers to debug, characterize, and optimize performance of fabricated image sensors and bring new products from initial concept through release.
- Innovative and creative solutions per customers’ needs.
- New circuits research and development.
Annual base salary for this role in California, US is expected to be between $186,472 - $220,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
OMNIVISION Santa Clara, California, USA Office
4275 Burton Dr, Santa Clara, California, United States, 95054 1512
Similar Jobs
Semiconductor • Manufacturing
Leads analog architecture and design for complex ATE ICs, including circuit development, schematic and layout reviews, verification, mixed-signal simulation, silicon bring-up, characterization, and debugging. Provides technical leadership across projects, mentors engineers, establishes design standards, and collaborates with engineering, product, and customer teams to guide future product direction.
Top Skills:
Analog And Mixed-Signal Eda ToolsAnalog CmosAte IcsFeedback SystemsMixed-Signal SimulationStability Analysis
Semiconductor • Manufacturing
Designs, simulates, verifies, and refines multi-gigabit PAM4 SerDes IP and analog/mixed-signal receiver blocks, including TI-SAR ADCs, CTLE, DFE, and AFE components. Responsibilities include CDR development, high-speed testing with oscilloscopes and BERT, analog-digital interface verification, layout optimization, clock and synchronization design, and IP documentation. The engineer collaborates with system and test teams on high-speed interfaces, packages, boards, and system clocks for image sensor and bridge chip products.
Top Skills:
AfeBertCadenceCdrClock TreesClock-Domain CrossingCtleDfeOscilloscopesPam4RtlSerdesSpectremdlSpiceTi-Sar Adc
Fintech • HR Tech
Leads product design for Gusto’s Consumer Banking and SMB Banking products. Manages and grows a design team, establishes shared rituals and planning practices, coaches designers, partners with product and engineering leaders, and stays hands-on with high-stakes design decisions. The role collaborates with Risk, Compliance, Legal, Data, and Operations on regulated financial products while setting quality standards, supporting career development, and representing Banking design needs to senior leadership.
Top Skills:
Artificial IntelligenceIdentity VerificationKybKycMoney Movement Rails
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
