Altera (altera.com) Logo

Altera (altera.com)

Senior Technical Program Manager

Posted One Month Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
167K-242K Annually
Senior level
In-Office
San Jose, CA, USA
167K-242K Annually
Senior level
Lead complex FPGA device development programs from definition through production rollout. Coordinate silicon, IP, software, firmware, validation, manufacturing, and globally distributed engineering teams. Manage schedules, milestones, dependencies, risks, resource constraints, and critical paths. Improve program management processes, provide executive status reporting, and support silicon bring-up, validation, sampling, and production readiness. Influence cross-functional stakeholders and drive accountability without direct authority.
The summary above was generated by AI
Job Details:

Job Description:

About the Role

Altera is seeking a Senior Technical Program Manager to coordinate and drive the engineering execution behind next-generation FPGA device rollouts. In this highly cross-functional role, you will orchestrate complex development efforts spanning silicon, IP, software, firmware, validation, and manufacturing readiness, ensuring alignment across geographically distributed teams in North America and Asia.


You will implement best-in-class program management practices, drive schedule and risk transparency, and ensure successful delivery of industry-leading FPGA products.


Responsibilities

  • Lead and manage large, complex technical programs supporting FPGA device development from definition through production rollout.
  • Coordinate execution across multiple engineering disciplines including silicon design, IP, software, firmware, validation, and system enablement.
  • Develop and maintain detailed program plans, schedules, milestones, and dependency tracking for multi-threaded development efforts.
  • Drive alignment across global teams in North America and Asia, ensuring clear ownership, accountability, and communication.
  • Identify program risks, critical path issues, and resource constraints; proactively develop and execute mitigation plans.
  • Partner closely with engineering, product management, quality, and operations teams to ensure on-time, high-quality delivery.
  • Implement and continuously improve best-in-class project and program management processes, tools, and reporting mechanisms.
  • Facilitate executive-level communication by providing clear status updates, issue escalation, and data-driven decision support.
  • Support silicon bring-up, validation, sampling, and production readiness milestones by ensuring cross-functional execution alignment.

Salary Range

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.


$166,900 - $241,675 USD


We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.


#LI-MD1

Qualifications:

Minimum Qualifications

  • Bachelor’s degree in Electrical Engineering, Software Engineering, Computer Engineering, or a related technical discipline, with 10+ years of experience in Technical Program Management, Program Management, or Engineering Program Leadership roles.
  • 8+ years of experience managing complex, cross-functional hardware and software development programs, including coordination across silicon, hardware, software, firmware, IP, design verification, and validation teams.
  • Strong silicon or hardware design domain expertise with a solid understanding of HW/FW/SW interactions, enabling effective engagement across RTL, design verification (DV), system, and other engineering disciplines.
  • Proven experience across pre- and post-silicon development phases, including validation, silicon bring-up, and debug, with a strong understanding of end-to-end hardware development, associated risks, and technical trade-offs.
  • Demonstrated leadership across the full Product Lifecycle (PLC), with the ability to translate technical complexity into structured execution plans, manage dependencies and critical paths, align cross-functional stakeholders, and resolve integration challenges.
  • 7+ years of experience leading programs across multiple organizations and geographically distributed international teams, with demonstrated ability to drive accountability, manage program risks and resource constraints, communicate effectively with senior stakeholders, and influence teams without direct authority.

Preferred Qualifications

  • 5+ years of technical experience in one or more of the following areas: Transceivers, Embedded Systems (particularly ARM), Config and Security, PCIe, Ethernet, or ASIC Design / Design Verification (DV).
  • 5+ years of experience working directly on FPGA, ASIC, or silicon-based product development programs.
  • Hands-on technical background in silicon design, validation, or software/firmware engineering.
  • Experience supporting silicon bring-up, validation, debug, or manufacturing readiness phases.
  • Familiarity with Agile, hybrid Agile/Waterfall, or scaled execution frameworks in hardware-centric environments.
  • Experience presenting program status, execution metrics, risks, and technical trade-offs to senior leadership and executive stakeholders.

Job Type: Regular

Shift:Shift 1 (United States of America)

Primary Location:San Jose, California, United States

Additional Locations:

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
HQ

Altera (altera.com) San Jose, California, USA Office

101 Innovation Dr, San Jose, California, United States, 95134

Similar Jobs

Yesterday
Easy Apply
Remote or Hybrid
United States
Easy Apply
185K-363K Annually
Senior level
185K-363K Annually
Senior level
Big Data • Cloud • Software • Database
Leads strategic, cross-functional security programs with executive visibility and complex dependencies. Establishes standardized program-management practices, roadmaps, metrics, risk management, decision processes, and reporting across the Global Security Office. Drives alignment, resolves trade-offs, improves execution through automation and AI-enabled workflows, and connects security initiatives to company goals, customer trust, resilience, and business outcomes.
Top Skills: Cloud SecurityConfluenceData PlatformsEnterprise ArchitectureGenerative AiGoogle WorkspaceIamInfrastructure SecurityJIRAProduct SecurityScriptingSecure SdlcThreat ModelingVulnerability Management
8 Days Ago
In-Office or Remote
5 Locations
124K-285K Annually
Senior level
124K-285K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Consulting
Leads complex, cross-functional engineering programs for HPE networking and IT products. Manages schedules, budgets, resources, deliverables, risks, stakeholders, and project teams through product development and implementation. Partners with engineering, manufacturing, management, external organizations, and development teams to resolve escalations, improve processes, integrate technologies, and meet product roadmaps. Provides technical guidance, mentoring, and senior-level communication across matrixed teams.
Top Skills: AgileAi ToolsDevOpsNetworkingProgram Management SoftwareProject Planning SoftwarePublic Cloud
8 Days Ago
In-Office
San Jose, CA, USA
186K-346K Annually
Senior level
186K-346K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Leads global technical programs modernizing CAD tools, semiconductor design flows, EDA platforms, and infrastructure. Drives AI/ML-enabled design automation from concept through production, adoption, and measurable business impact. Manages roadmaps, dependencies, risks, resources, governance, metrics, vendor relationships, and organizational change across CAD engineering, design, IT, HPC, data science, EDA partners, and executives.
Top Skills: Ai/MlC++CadCadenceConfluenceData PipelinesEdaHpcJIRALlmsMlopsMs ProjectPerlPower BIPythonSiemens EdaSmartsheetSynopsysTcl

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account