Lightmatter Logo

Lightmatter

Signal Integrity Engineer

Posted 2 Months Ago
Be an Early Applicant
In-Office
Mountain View, CA, USA
157K-176K Annually
Senior level
In-Office
Mountain View, CA, USA
157K-176K Annually
Senior level
Drive signal integrity engineering for high-speed photonics and computing products from architecture through lab validation. Analyze PCIe, UCIe, and SerDes channels using S-parameters, eye and jitter analysis, equalization, and simulation tools. Collaborate with hardware and PCB layout teams on impedance, routing, termination, and packaging. Perform measurements with oscilloscopes, VNAs, network analyzers, and TDRs, troubleshoot issues, support design reviews, and document results and guidelines.
The summary above was generated by AI

Lightmatter is leading the revolution in AI data center infrastructure, enabling the next giant leaps in human progress. The company invented the world’s first 3D-stacked photonics engine, Passage™, capable of connecting thousands to millions of processors at the speed of light in extreme-scale data centers for the most advanced AI and HPC workloads.

Lightmatter raised $400 million in its Series D round, reaching a valuation of $4.4 billion. We will continue to accelerate the development of data center photonics and grow every department at Lightmatter!

If you're passionate about tackling complex challenges, making an impact, and being an expert in your craft, join our team of brilliant scientists, engineers, and accomplished industry leaders.

Lightmatter is (re)inventing the future of computing with light!

About This Role

We are looking for a Signal Integrity engineer to drive the next generation products from concept to development. You will be part of the Signal Integrity, Power Integrity and Packaging team, tasked with influencing the package and system architecture, design, and analysis through lab bring-up to meet the product's signal integrity requirements. This position offers a unique opportunity to solve complex interactions across digital, analog and photonics domains while meeting stringent signal integrity goals.

Responsibilities
  • Plan and execute moderate to complex signal integrity engineering tasks for high-speed interfaces such as PCIe, UCIe and SerDes.
  • Analyze high-speed channel characteristics including S-parameters, insertion loss, return loss, and crosstalk to evaluate and optimize signal quality.
  • Perform signal integrity analysis and simulations (eye diagram analysis, jitter analysis, equalization) by adapting existing practices and procedures to evaluate design choices.
  • Collaborate with cross-functional teams including hardware designers and PCB layout engineers working on individual and team projects that impact the broader engineering function.
  • Assist hardware designers in ensuring proper impedance matching, termination, and routing techniques, advising peers on complex signal integrity matters.
  • Perform detailed signal integrity measurements and characterization using lab equipment (oscilloscopes, network analyzers, TDRs, VNA) to validate design performance and troubleshoot ill-defined issues.
  • Participate in signal integrity design reviews, presenting findings and suggesting creative variations in approach to ensure adherence to design specifications.
  • Document and communicate signal integrity analysis results and design guidelines to stakeholders, adapting communication style depending on the audience.
Qualifications
  • B.S. or M.S. degree in Electrical Engineering or relevant field with a minimum of 5 years of related experience.
  • Robust professional and specialized knowledge in signal integrity analysis for high-speed interfaces.
  • Proficiency in using simulation and analysis tools for signal integrity, including Ansys Siwave, HFSS & Keysight ADS.
  • Strong understanding of transmission line theory, impedance matching, and equalization techniques.
  • Knowledge of signaling protocols for high-speed interfaces, including SerDes, UCIE, etc.
  • Ensure robust signal integrity and timing performance for lower-speed critical interfaces and control buses, such as system clocks, SPI, and I2C.
  • Experience with PCB design and layout considerations for high-speed interfaces (layer stack-up, routing, and via design).
  • Proficiency in using lab equipment for signal measurement and characterization.
  • Ability to write scripts to automate the simulation flow (Python, JavaScript, Ocean scripts, or SKILL).
Preferred Qualifications
  • Strong problem-solving and debugging skills for signal integrity-related issues.
  • Understanding of CMOS process technologies and their impact on signal integrity.
  • Demonstrated ability to network with new stakeholders and collaborate effectively across teams.
  • Ability to work independently, utilizing best judgment to select appropriate courses of action, with work reviewed at critical checkpoints.

We offer competitive compensation. The base salary range for this role determined based on location, experience, educational background, and market data.

Salary Range: total compensation goes beyond base salary, it also includes a new hire equity grant, annual performance-based equity, and other rewards that recognize your impact and contribution.
$157,000—$176,000 USD
Benefits
  • Comprehensive Health Care Plan (Medical, Dental & Vision)
  • Retirement Savings Matching Program
  • Life Insurance (Basic, Voluntary & AD&D)
  • Generous Time Off (Vacation, Sick & Public Holidays)
  • Paid Family Leave
  • Short Term & Long Term Disability
  • Training & Development
  • Commuter Benefits
  • Flexible, hybrid workplace model
  • Equity grants (applicable to full-time employees)

Benefits eligibility may vary depending on your employment status and location. Lightmatter recruits, employs, trains, compensates, and promotes regardless of race, religion, color, national origin, sex, disability, age, veteran status, and other protected status as required by applicable law.

Export Control

Candidates should have capacity to comply with the federally mandated requirements of U.S. export control laws. 

Lightmatter Mountain View, California, USA Office

At Lightmatter, we have a flexible work structure; employees work remotely and work from our physical offices located in Boston, MA, and Mountain View, CA

Similar Jobs

4 Days Ago
In-Office
110K-221K Annually
Mid level
110K-221K Annually
Mid level
Artificial Intelligence • Cloud • Information Technology • Consulting
Supports signal and power integrity analysis, simulation, design, and validation for high-speed networking platforms. Responsibilities include interconnect and PDN modeling, SI/PI simulations, PCB stack-up and design-rule development, lab measurements, simulation correlation, risk resolution, and collaboration with hardware, layout, systems, and validation teams. The role also contributes to technical documentation, design reviews, engineering standards, and next-generation networking solutions.
Top Skills: 2-D/3-D Field SolversAnsys HfssBer AnalysisCadence CadEthernet SerdesKeysight AdsPcbPciePdnReal-Time OscilloscopesSi/Pi SimulationSpectrum AnalyzersSynopsys HspiceTdrsUsbVnas
12 Days Ago
In-Office
Sunnyvale, CA, USA
181K-367K Annually
Expert/Leader
181K-367K Annually
Expert/Leader
Artificial Intelligence • Cloud • Information Technology • Consulting
Performs high-speed ASIC PAM4 SerDes and system-level signal and power integrity analysis for networking products. Responsibilities include channel margin analysis, simulation model development, measurement correlation, PCB timing analysis, SI rule development, SerDes parametric tuning, DVT measurements, and technical assessment. The role also involves debugging channel performance, clock and PLL design, PCB stack-up development, and collaboration with ASIC, component, board, and layout teams.
Top Skills: 2-D Field SolversAdsAllegroAnsys HfssAsic Pam4 SerdesChannel AnalysisComMatlabOscilloscopesPcb DesignPhase Noise AnalyzersPllPower IntegritySignal IntegritySigritySiwaveSpectrum AnalyzersTime Domain ReflectometersVector Network Analyzers
17 Days Ago
In-Office
Sunnyvale, CA, USA
181K-367K Annually
Expert/Leader
181K-367K Annually
Expert/Leader
Artificial Intelligence • Cloud • Information Technology • Consulting
Performs high-speed ASIC PAM4 SerDes and system-level signal and power integrity analysis for networking products. Responsibilities include channel margin analysis, simulation modeling, test correlation, PCB timing analysis, SI rule development, parametric tuning, DVT measurements, and technical project assessment. The role also requires debugging serial link performance, supporting clock and PLL design, and collaborating with ASIC, component, board, and layout teams.
Top Skills: 2-D Field SolversAdsAllegroAnsys HfssAsicComMatlabOscilloscopesPam4 SerdesPcbPhase Noise AnalyzersPllSigritySiwaveSpectrum AnalyzersTime Domain ReflectometersVector Network Analyzers

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account