Lattice Semiconductor Logo

Lattice Semiconductor

Sr. Memory Designer

Posted 23 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
248K-248K Annually
Expert/Leader
In-Office
San Jose, CA, USA
248K-248K Annually
Expert/Leader
Leads SoC and chiplet-based MCM development from architecture through tapeout and production. Owns chip signoff, system-level modeling, performance tradeoffs, debug, DFx methodology, and hardware design decisions across processor, memory, interconnect, security, configuration, and high-speed interface subsystems. Provides technical leadership across distributed engineering teams, manages IP vendor roadmaps, supports emulation and validation, presents technology strategies to executives, and applies agentic AI to accelerate design execution.
The summary above was generated by AI
Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.

Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Job Description:

Sr. Memory Designer

Key Responsibilities:

  • Design and Development: Lead the design and development of custom circuits for high-speed and low-power SRAM and low-power configuration RAM (CRAM)

  • Architecture and Implementation: Develop memory architectures and implement them in advanced semiconductor technologies, including FinFET and nanometer CMOS

  • Simulation and Verification: Perform schematic capture, simulation, and margin verification of major memory blocks

  • Layout Planning: Oversee layout planning and ensure tight pitch-matched memory layout designs

  • Collaboration: Work closely with architecture and design teams to define memory PPA (Performance, Power, Area) and yield targets

  • Full Design Flow: Manage the full embedded memory design flow, including architecture, circuit design, physical implementation, compiler usage, characterization, timing, and model generation

  • Innovation: Bring innovative and revolutionary ideas to life in our products, influencing various parts of our FPGA designs

Qualifications:

  • Education: Bachelor’s degree in electrical engineering, or a related field. A Master’s or PhD is preferred

  • Experience: Over 10 years of experience in memory design, verification, validation, and integration

  • Technical Skills:

    • Strong knowledge of custom memory design, high speed, low power as well as custom memory design for configuration of FPGA

    • Expertise in high-performance and low-power design techniques

    • Familiarity with variation-aware design in advanced semiconductor technologies

  • Soft Skills: Excellent problem-solving skills, strong communication abilities, and the ability to work collaboratively in a team environment

Preferred Qualifications:

  • Experience with large density memory cell design for high yield

  • Knowledge of semiconductor device fundamentals

Pay & Benefits

Consistent with Lattice Semiconductor values and applicable law, we provide the following information to promote pay transparency and equity. We have a market-based pay structure which varies by location.  Please note that the base pay range is a guideline, and our compensation range reflects the cost of labor in the U.S. geographic market based on the location of the role. Pay within these ranges varies and depends on job-related knowledge, skills, and relevant work experience. 

For candidates who receive and offer, the starting salary will vary based on various factors including, but not limited to, such qualifications as, skill level, competencies, and work location.  The range provided may represent a candidate range and may not reflect the full range for an individual tenured employee.

Base Pay Range

220800

In addition to base pay, this role may be eligible for variable/ incentive compensation and/ or equity.  In addition, this role is eligible for a comprehensive, competitive benefits package which may include healthcare and retirement plans, paid time off, and more! 

Additional Information:

This position requires a successful background and reference checks and satisfactory proof of your right to work in the United States.

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry.  Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry. 


Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions.  Our global workforce, some 1,000 strong, shares a total commitment to customer success and an unbending will to win.  For more information about how our FPGA, CPLD and programmable power management  devices help our customers unlock their innovation, visit 
www.latticesemi.com.  You can also follow us via Twitter, Facebook, or RSS. At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace.  Applications are welcome from all qualified candidates.

 

As an E-Verify employer, we use this system to confirm the employment eligibility of all new hires in accordance with federal law. All applicants will be required to complete a Form I-9, Employment Eligibility Verification, upon hire. We do not use E-Verify to pre-screen job candidates and will comply with all E-Verify regulations.

Lattice Semiconductor San Jose, California, USA Office

2115 Onel Dr, San Jose, CA, United States, 95131

Similar Jobs

One Month Ago
Hybrid
Palo Alto, CA, USA
178K-240K Annually
Senior level
178K-240K Annually
Senior level
Artificial Intelligence • Hardware • Machine Learning • Semiconductor
Design and verify complete non-volatile memory (NVM) IP macros and peripheral circuits for product architectures. Optimize NVM architecture for performance and area, develop interfaces with analog compute blocks, run RNM/functional modeling, collaborate on tapeout, silicon debugging, validation, and production qualification.
Top Skills: CadenceFoundry NvmNandNorNvmPythonReal Number ModelingSpiceSystemverilogVerilogVerilog-A
9 Minutes Ago
Hybrid
4 Locations
29K-48K Hourly
Internship
29K-48K Hourly
Internship
Artificial Intelligence • Professional Services • Business Intelligence • Consulting • Cybersecurity • Generative AI
Supports data analysis and client advisory projects by researching datasets, identifying patterns, developing dashboards, integrating data sources, and using Alteryx and Power BI to automate analytics and visualize business metrics. The intern assists with algorithm development, data-driven insights, and cloud and data architecture initiatives while learning PwC methodologies and building professional skills.
Top Skills: AlteryxPower BI
9 Minutes Ago
Remote or Hybrid
5 Locations
99K-232K Annually
Senior level
99K-232K Annually
Senior level
Artificial Intelligence • Professional Services • Business Intelligence • Consulting • Cybersecurity • Generative AI
Lead end-to-end NetSuite implementations as a functional consultant and team manager. Manage finance transformation initiatives, NetSuite order-to-cash, purchase-to-pay, and account-to-report workstreams, Advanced Revenue Management and SuiteBilling implementations, customizations, integrations, and testing. Lead onshore and offshore teams, address client needs, communicate complex concepts, and apply accounting and finance expertise to deliver effective technology solutions.
Top Skills: Erp IntegrationsNetSuiteNetsuite Advanced Revenue ManagementNetsuite Multibook AccountingOracleSuitebilling

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account