Cadence Design Systems is looking for a highly motivated Software Engineer II to join the Innovus R&D team.
Innovus is Cadence’s flagship digital implementation platform, enabling customers to design advanced semiconductor chips from RTL to GDSII.
In this role, you will contribute to the development of advanced routing technologies for digital physical design,
with an emphasis on structural routing including bus routing and constrained routing.
You will work closely with experienced R&D engineers to develop algorithms and software solutions for challenging routing problems in advanced semiconductor designs.
Key Responsibilities
- Design and implement algorithms for advanced bus routing and constrained routing
- Develop high-performance and scalable software using C/C++ on Linux/UNIX platforms
- Debug routing issues and improve quality of results, runtime, and robustness
- Collaborate with R&D teams to define requirements, validate solutions, and deliver production-quality features
Minimum Qualifications
- MS in Computer Science, Electrical Engineering, Computer Engineering, or a related field
- Strong programming skills in C/C++
- Strong foundation in algorithms, data structures, and problem-solving
- Good understanding of software development and debugging in Linux/UNIX environments
- Strong analytical and debugging skills
- Ability to work effectively in a collaborative, team-oriented environment
Preferred Qualifications
- Coursework, research, internship, or project experience in VLSI CAD, physical design, algorithms, computational geometry, or optimization
- Basic knowledge of digital IC design or physical design concepts
- Experience with algorithm development or large-scale software development
- Familiarity with scripting languages such as Tcl, Python, or Perl
- Exposure to EDA tools or place-and-route flows is a plus, but not required
The annual salary range for California is $105,000 to $195,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.Cadence Design Systems San Jose, California, USA Office
2655 Seely Avenue, San Jose, CA, United States, 95134
Cadence Design Systems Santa Clara, California, USA Office
Santa Clara, United States
Cadence Design Systems Sunnyvale, California, USA Office
Sunnyvale, United States
Similar Jobs
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
