Design and develop transistor-level analog and mixed-signal circuits for CMOS image sensors. Perform block, transistor-level, and whole-chip simulations; create and optimize sensor-array readout layouts using Cadence Virtuoso and Calibre. Collaborate with verification, process, test, and applications teams to debug, characterize, and optimize fabricated image sensors from concept through product release.
We are looking for qualified Analog circuit design engineers who have a good understanding of analog circuit and CMOS Image Sensor. Candidates should have the capability to design and develop analog circuit independently, as well as experience in debugging/verifying design issues, plus capability to do analog layout.
As an Analog Circuit Design Engineer, you will:
As an Analog Circuit Design Engineer, you will:
- Work on detailed transistor level design of analog and mixed signal circuits for CMOS image sensors.
- Perform the whole chip simulation along with the block level, transistor level schematic simulations.
- Perform the block level and transistor level layout design and optimization of sensor array readout circuits using CAD tools like Cadence Virtuoso and Calibre.
- Collaborate with verification, process, test, and application engineers to debug, characterize and optimize performance of fabricated image sensors and successfully bring new products from initial concept through release.
Qualifications
- Must have 5+ yrs of experience/knowledge in analog circuits, digital circuits and semiconductor device physics.
- Experience/knowledge in image sensor and camera system is a plus.
- PhD or MSEE or equivalent
EOE/Minorities/Females/Vet/Disability
OMNIVISION Santa Clara, California, USA Office
4275 Burton Dr, Santa Clara, California, United States, 95054 1512
Similar Jobs
Semiconductor • Manufacturing
Design and optimize high-speed precision CMOS analog circuits for automated test equipment products. Responsibilities include circuit simulation, layout, verification, post-layout and mixed-signal analysis, architecture optimization, IC characterization, test development, and qualification. The engineer owns circuit blocks across the full IC development lifecycle and collaborates with digital, layout, test, product, and applications engineering teams.
Top Skills:
CadenceCmosDrcEdaLvsMentor GraphicsMixed-Signal SimulationMonte Carlo AnalysisSoac AnalysisTanner
Semiconductor • Manufacturing
Leads analog architecture and design for complex ATE ICs, including circuit development, schematic and layout reviews, verification, mixed-signal simulation, silicon bring-up, characterization, and debugging. Provides technical leadership across projects, mentors engineers, establishes design standards, and collaborates with engineering, product, and customer teams to guide future product direction.
Top Skills:
Analog And Mixed-Signal Eda ToolsAnalog CmosAte IcsFeedback SystemsMixed-Signal SimulationStability Analysis
Semiconductor • Manufacturing
Designs, simulates, verifies, and refines multi-gigabit PAM4 SerDes IP and analog/mixed-signal receiver blocks, including TI-SAR ADCs, CTLE, DFE, and AFE components. Responsibilities include CDR development, high-speed testing with oscilloscopes and BERT, analog-digital interface verification, layout optimization, clock and synchronization design, and IP documentation. The engineer collaborates with system and test teams on high-speed interfaces, packages, boards, and system clocks for image sensor and bridge chip products.
Top Skills:
AfeBertCadenceCdrClock TreesClock-Domain CrossingCtleDfeOscilloscopesPam4RtlSerdesSpectremdlSpiceTi-Sar Adc
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
