Monolithic Power Systems Logo

Monolithic Power Systems

Sr. Analog Layout Engineer

Posted 7 Hours Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
80K-120K Annually
Senior level
In-Office
San Jose, CA, USA
80K-120K Annually
Senior level
Responsible for physical design of analog and mixed-signal ICs, including floor planning, verification checks, project management, and leading teams to deliver layouts.
The summary above was generated by AI

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world ---come join our team and see how YOU can make a difference.

Job Description:

Job Summary

We’re looking for a passionate Analog Layout Engineer who is responsible for physical design of analog and mixed-signal ICs in leading edge sub-micron BiCMOS /DMOS technologies. Products may include switching regulators, hot-swap eFuse, haft-bridge driver and power management ICs for fast growing markets such as networking, server, telecom, notebook/server.

Key Responsibilities

  • Conduct Chip floor planning including device placement, matching and routing.  

  • Run and interpret physical verification checks including DRC, LVS and ERC verifications.

  • Develop project schedule and execution plan to meet project milestone deadlines.

  • Debug complex verification issues, support off-site design and layout teams.

  • Able to work with overseas teams, able to lead a team to deliver high quality layout that meets design requirements.

  • Understanding of hierarchical planning and integration, chip design from block-level to top-level.

  • Understanding of design rules, device matching, signal shielding, isolation techniques etc.

  • Understanding of semiconductor devices as well as CMOS and BiCMOS processes

Qualifications

  • Bachelor's degree in engineering OR Certificate Program in Integrated Circuit Layout.

  • 7+ years of experience designing full-custom Analog & Mixed Signal layouts in CMOS and BiCMOS technology.

  • Experience with Cadence Assura, Cadence Virtuoso XL(VXL).

  • Be able to complete a project from block-level to top-level to tape-out.

  • Data management tools in a Unix environment.

  • Effective communication & written skills are the must.

Location

  • San Jose, CA

MPS offers a comprehensive benefits package. We provide health care coverage, dental and vision, and life and disability protection. Employees in sales positions may be eligible for our sales incentive bonuses. Employees in certain positions may be eligible for stock compensation. For more information on MPS’ benefits please view our company website at www.monolithicpower.com.

Pay is based on market location and may vary based on factors including experience, skills, education and other job-related reasons. The base salary range for this position in California is $80,000 - $120,000.

Monolithic Power Systems, Inc. (MPS) is an Equal Opportunity Employer and embraces diversity in our employee population. It is the policy of MPS to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status.

Monolithic Power Systems San Jose, California, USA Office

79 Great Oaks Blvd, San Jose, CA, United States, 95119

Similar Jobs

19 Days Ago
In-Office
Santa Clara, CA, USA
118K-177K Annually
Senior level
118K-177K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
As an Analog Layout Senior Staff Engineer, you will design and verify analog circuits, collaborate globally, and mentor teams through project lifecycles at Marvell.
Top Skills: Cad ToolsCadence Virtuoso
14 Days Ago
In-Office
Saratoga, CA, USA
150K-200K Annually
Senior level
150K-200K Annually
Senior level
Other
Design and optimize layouts for analog and mixed-signal ICs, collaborating with engineers, ensuring manufacturability and performance metrics are achieved.
Top Skills: Cadence VirtuosoMentor Graphics CalibrePythonSkillSynopsys Ic Compiler
16 Days Ago
Hybrid
Milpitas, CA, USA
Senior level
Senior level
Artificial Intelligence • Internet of Things
The Senior Analog & Mixed-Signal Layout Engineer will design layouts for high-performance CMOS data converters, ensuring adherence to quality methodologies and verification checks.
Top Skills: CmosDfmDrcEmErcIrLvsPerlPythonSkill

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account