Designs, optimizes, and physically implements column-level ADC circuits for CMOS image sensors. Responsibilities include column layout design, cross-product IP comparison, RCX parasitic extraction, supply and power-routing analysis, floorplan optimization, design-rule development, Calibre SVRF debugging, and SKILL scripting. The role collaborates with circuit designers and cross-functional teams to improve ADC performance, silicon efficiency, image quality, and layout robustness.
This role focuses on the design, optimization, and physical implementation of column-level ADC circuits used in CMOS image sensors.
The engineer will work closely with cross-functional teams to enhance performance, silicon efficiency, and image quality while ensuring robust and scalable layout solutions.
Responsibilities
- Work on detailed column ADC circuit design, with a focus on column layout design. Collaborating with other column ADC designers to optimize column ADC’s performance with minimum silicon area.
- Cross products column ADC layout comparison and IP layout development and maintenance.
- Perform RCX extraction of column circuit, taking care of critical signals parasitic analysis, and propose optimized design to improve column ADC performance and image quality.
- Image sensor pixel array and column ADC supply analysis using Totem or other methodologies, including worst case P2P resistor extraction, and optimize chip floorplan and power routing.
- Study design rules for new processes and provide physical design guidelines to design team. Debug and develop Calibre svrf files when needed.
- SKILL script to improve productivity and design robustness.
- Other duties as assigned.
Requirements
- Must have experience/knowledge in analog circuits and semiconductor.
- Experience/knowledge in CMOS image sensor readout circuit design
- Experience/knowledge in image sensor and camera system is a plus
- Minimum of 6+ years of relevant experience
- MSEE or equivalent
Annual base salary for this role in California, US is expected to be between $130,600 - $170,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
EOE/Minorities/Females/Vet/Disability
EOE/Minorities/Females/Vet/Disability
OMNIVISION Santa Clara, California, USA Office
4275 Burton Dr, Santa Clara, California, United States, 95054 1512
Similar Jobs
Semiconductor • Manufacturing
Lead full-custom analog IC physical design for CMOS image sensors, including column ADC layout, floorplanning, power and clock planning, chip-level routing, parasitic analysis, physical verification, and GDS tape-out. Optimize image sensor performance, area, noise, matching, and power integrity. Develop layout methodologies, automation scripts, design rules, and SVRF files while coordinating top-level implementation resources and schedules.
Top Skills:
Analog Ic LayoutAntAsicCadence VirtuosoCalibreCmosDesign CompilerDfmDrcEdaErcGdsIc CompilerInnovusLakerLvsP2PPerlPrimetimePvsRcxSkillSkipperSpectreSvrfSynopsys HspiceTcl
Aerospace • Artificial Intelligence • Machine Learning • Robotics • Software
Leads the technical development of a new aircraft program from requirements and architecture through design, integration, testing, and production. Owns air vehicle technical integrity, system-level engineering trades, risk reduction, supplier coordination, manufacturing transition, and multidisciplinary engineering execution across aerodynamics, structures, propulsion, avionics, flight controls, and related systems. Provides hands-on technical leadership, mentors engineers, drives design decisions, and ensures aircraft performance, producibility, reliability, and mission success.
Top Skills:
AerodynamicsAerospace ManufacturingAircraft Systems IntegrationAvionicsElectrical SystemsFlight ControlsFlight SciencesFlight TestingGround TestingMechanical SystemsPropulsionStructures
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Develop and use SystemVerilog/UVM or VHDL verification environments for FPGA and ASIC systems supporting electronic warfare applications. Create constrained-random, self-checking testbenches, test plans, verification IP, and coverage-driven test strategies. Analyze metrics, improve test effectiveness, contribute to verification methodologies, collaborate with distributed engineering teams, and execute multiple projects to schedule. The role is full-time onsite.
Top Skills:
AsicCadenceFpgaMentor QuestaOvmSystemverilogUvmVhdl
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
