Lead full-custom analog IC physical design for CMOS image sensors, including column ADC layout, floorplanning, power and clock planning, chip-level routing, parasitic analysis, physical verification, and GDS tape-out. Optimize image sensor performance, area, noise, matching, and power integrity. Develop layout methodologies, automation scripts, design rules, and SVRF files while coordinating top-level implementation resources and schedules.
Job Title: Sr. Analog Physical Design Engineer
Job Duties:
- Work on detailed column ADC circuit design, with a focus on column layout design. Collaborating with other column ADC designers to optimize column ADC’s performance with minimum silicon area.
- Conduct cross products column ADC layout comparison and IP layout development and maintenance.
- Perform RCX extraction of column circuit and critical signals parasitic analysis and propose optimized design to improve column ADC performance and image quality.
- Conduct image sensor pixel array and column ADC supply analysis using Totem or other methodologies, including worst case P2P resistor extraction, and optimize chip floorplan and power routing.
- Study design rules for new processes and provide physical design guidelines to the design team. Debug and develop Calibre svrf files when needed.
- Apply SKILL script to improve productivity and design robustness.
- Responsible for full-custom analog IC layout and physical verification (DRC/ANT/DFM/ERC/LVS) using industry-standard tools like Cadence Virtuoso and Calibre.
- Execute top-level layout and coordinate layout resources and schedules for all modules.
- Perform floor planning and placements including pad locations, power/clock domain planning, ESD, integration of AMS and digital blocks, and chip-level routing strategy.
- Lead top-level implementation from floorplan through GDS tape-out.
- Develop and maintain layout methodologies and documentation to ensure efficient and consistent design practices.
Requirements:
Require Master’s degree or foreign equivalent degree in Electrical Engineering, Electronics Engineering, or a closely related field.
Require 2 years of experience in CMOS image sensor IC layout design.
Require the following experience or skills:
- Semiconductor process and device fundamentals, with expertise in addressing advanced technology nodes challenges.
- Experience in image sensor manufacturing technology, performance metrics, and system-level integration in camera applications.
- Experience with industry standard EDA tools, such as Cadence Virtuoso, PVS, Spectre, Innovus, Skipper, Siemens Calibre, Synopsys Hspice, Design Compiler, IC Compiler, PrimeTime, Laker and P2P.
- Front-end and back-end ASIC design flows.
- Experience in stacked chip process flow and related design considerations.
- Skills in interpreting physical verification reports (DRC, DFM, ERC, LVS, etc.) and understanding SVRF rule files.
- Advanced layout skills such as common-centroid layouts, symmetrical layouts, use of dummy devices, matching, ESD, latch-up, antenna effects, etc.
- Understanding of layout impact on device matching, noise coupling, guard-ring, electromigration, isolation and IR drop.
- Developing CAD flow automation using scripting languages like Perl, Skill, and Tcl.
- Expertise in low-power, high-precision, high speed analog layout design techniques.
- Solving crosstalk challenges between adjacent column ADCs in image sensor circuits.
Annual base salary for this role in California, US is expected to be between $156,853 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
OMNIVISION Santa Clara, California, USA Office
4275 Burton Dr, Santa Clara, California, United States, 95054 1512
Similar Jobs
Semiconductor • Manufacturing
Designs, optimizes, and physically implements column-level ADC circuits for CMOS image sensors. Responsibilities include column layout design, cross-product IP comparison, RCX parasitic extraction, supply and power-routing analysis, floorplan optimization, design-rule development, Calibre SVRF debugging, and SKILL scripting. The role collaborates with circuit designers and cross-functional teams to improve ADC performance, silicon efficiency, image quality, and layout robustness.
Top Skills:
Analog CircuitsCalibre SvrfCmosCmos Image SensorsColumn-Level AdcRcx ExtractionSemiconductorSkillTotem
Fintech • HR Tech
Leads product design for Gusto’s Consumer Banking and SMB Banking products. Manages and grows a design team, establishes shared rituals and planning practices, coaches designers, partners with product and engineering leaders, and stays hands-on with high-stakes design decisions. The role collaborates with Risk, Compliance, Legal, Data, and Operations on regulated financial products while setting quality standards, supporting career development, and representing Banking design needs to senior leadership.
Top Skills:
Artificial IntelligenceIdentity VerificationKybKycMoney Movement Rails
Fintech • HR Tech
Owns audiovisual engineering and standards across Gusto’s offices, conference rooms, and events. Designs and programs AV systems, directs high-profile live productions, leads the Zoom-to-Google Meet migration, manages capital roadmaps and vendors, administers meeting and streaming platforms, and provides escalation support. The role also develops automation and documentation using AI, coaches support and event teams, and owns AV reliability, architecture, and technical failure mitigation across multiple sites.
Top Skills:
Ai ToolsAv-Over-IpAws MediaconnectAws MedialiveBarco E2BiampBitfocus CompanionBlackmagic AtemChroma QClaudeClaude CodeCrestronDanteDavinci ResolveDmxEtcExtronGoogle MeetGoogle Meet ApisLogitechMartinNeatObsOscParadigmPtz CamerasQlabQscRoss UltrixSony Cinema LineStream DeckVmixWirecastZoom ApisZoom Rooms
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
